CN1298053C - 集成电路 - Google Patents
集成电路 Download PDFInfo
- Publication number
- CN1298053C CN1298053C CNB028024761A CN02802476A CN1298053C CN 1298053 C CN1298053 C CN 1298053C CN B028024761 A CNB028024761 A CN B028024761A CN 02802476 A CN02802476 A CN 02802476A CN 1298053 C CN1298053 C CN 1298053C
- Authority
- CN
- China
- Prior art keywords
- circuit
- semiconductor chip
- wire
- decoding
- decoding circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 36
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000012467 final product Substances 0.000 description 2
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001220875A JP2003037170A (ja) | 2001-07-23 | 2001-07-23 | 集積回路 |
JP220875/2001 | 2001-07-23 | ||
JP220875/01 | 2001-07-23 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1465102A CN1465102A (zh) | 2003-12-31 |
CN1298053C true CN1298053C (zh) | 2007-01-31 |
Family
ID=19054632
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB028024761A Expired - Fee Related CN1298053C (zh) | 2001-07-23 | 2002-07-10 | 集成电路 |
Country Status (5)
Country | Link |
---|---|
JP (1) | JP2003037170A (ko) |
KR (1) | KR100849963B1 (ko) |
CN (1) | CN1298053C (ko) |
TW (1) | TWI270196B (ko) |
WO (1) | WO2003010818A1 (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20100040580A (ko) | 2008-10-10 | 2010-04-20 | 성균관대학교산학협력단 | 적층 메모리 소자 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5761694A (en) * | 1995-11-30 | 1998-06-02 | Cirrus Logic, Inc. | Multi-bank memory system and method having addresses switched between the row and column decoders in different banks |
US5941980A (en) * | 1996-08-05 | 1999-08-24 | Industrial Technology Research Institute | Apparatus and method for parallel decoding of variable-length instructions in a superscalar pipelined data processing system |
JP2000133000A (ja) * | 1998-10-28 | 2000-05-12 | Toshiba Corp | メモリ混載ロジックlsi |
JP2000251496A (ja) * | 1999-02-23 | 2000-09-14 | Hitachi Ltd | 半導体集積回路装置 |
EP1059584A2 (en) * | 1999-06-02 | 2000-12-13 | Nec Corporation | Method and apparatus for generating test pattern for circuit blocks |
JP2001077311A (ja) * | 1999-09-06 | 2001-03-23 | Sharp Corp | 半導体装置 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02207567A (ja) * | 1989-02-07 | 1990-08-17 | Hitachi Ltd | 半導体集積回路及びその製造方法 |
-
2001
- 2001-07-23 JP JP2001220875A patent/JP2003037170A/ja active Pending
-
2002
- 2002-07-10 CN CNB028024761A patent/CN1298053C/zh not_active Expired - Fee Related
- 2002-07-10 WO PCT/JP2002/006971 patent/WO2003010818A1/ja active Application Filing
- 2002-07-10 KR KR1020037003925A patent/KR100849963B1/ko not_active IP Right Cessation
- 2002-07-22 TW TW091116270A patent/TWI270196B/zh not_active IP Right Cessation
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5761694A (en) * | 1995-11-30 | 1998-06-02 | Cirrus Logic, Inc. | Multi-bank memory system and method having addresses switched between the row and column decoders in different banks |
US5941980A (en) * | 1996-08-05 | 1999-08-24 | Industrial Technology Research Institute | Apparatus and method for parallel decoding of variable-length instructions in a superscalar pipelined data processing system |
JP2000133000A (ja) * | 1998-10-28 | 2000-05-12 | Toshiba Corp | メモリ混載ロジックlsi |
JP2000251496A (ja) * | 1999-02-23 | 2000-09-14 | Hitachi Ltd | 半導体集積回路装置 |
EP1059584A2 (en) * | 1999-06-02 | 2000-12-13 | Nec Corporation | Method and apparatus for generating test pattern for circuit blocks |
JP2001077311A (ja) * | 1999-09-06 | 2001-03-23 | Sharp Corp | 半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
CN1465102A (zh) | 2003-12-31 |
JP2003037170A (ja) | 2003-02-07 |
KR20040030412A (ko) | 2004-04-09 |
TWI270196B (en) | 2007-01-01 |
KR100849963B1 (ko) | 2008-08-01 |
WO2003010818A1 (en) | 2003-02-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1117432C (zh) | 可缩放的多层互联结构 | |
CN1124690C (zh) | 用于可缩放多层互联结构的平面布局图 | |
US7768314B2 (en) | Integrated circuit with multidimensional switch topology | |
CN1052966A (zh) | 半导体存储设备 | |
CN1126111C (zh) | 多端口随机存取存储器的整体布线管理装置与方法 | |
CN1218386C (zh) | 芯片大小插件、印刷电路板、和设计印刷电路板的方法 | |
CN1694252A (zh) | 耐缺陷冗余 | |
CN1021997C (zh) | 半导体存储设备 | |
CN1240035C (zh) | 装备有串联传送电路的半导体器件、数据驱动器和平板显示设备 | |
CN1298053C (zh) | 集成电路 | |
CN1300992A (zh) | 独立排列单元的计算机辅助设计支持系统 | |
CN1111869C (zh) | 半导体存储器 | |
CN1141594C (zh) | 半导体集成电路 | |
CN85108621A (zh) | 半导体集成电路器件 | |
EP0135019B1 (en) | Interconnection of elements on integrated cirrcuit substrate | |
CN1148249A (zh) | 具有低功率消耗的同步半导体存贮装置 | |
CN1168014C (zh) | 具并列式及串列式ata接口适用的实体层装置 | |
CN1605157A (zh) | 模数变换器和产生用于模数转换器的中间码的方法 | |
CN1499638A (zh) | 存储器宏及半导体集成电路 | |
US6795367B1 (en) | Layout technique for address signal lines in decoders including stitched blocks | |
CN1725482A (zh) | 用于半导体器件中的焊盘区的布线结构 | |
CN1284110C (zh) | 半导体集成电路的电源布线方法与半导体集成电路 | |
CN1471168A (zh) | 半导体存储模件 | |
CN1231922C (zh) | 遮幕式只读存储器及包含该遮幕式只读存储器的内存 | |
CN1179363C (zh) | 具有对称型双信道的快擦写存储器的操作方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: NIIGATA SEIMITSU CO., LTD.; RICOH CO., LTD. Free format text: FORMER OWNER: NIIGATA SEIMITSU CO., LTD. Effective date: 20070928 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20070928 Address after: Japan's Niigata Prefecture Co-patentee after: Ricoh Co., Ltd. Patentee after: Niigato Precision Co., Ltd. Address before: Japan's Niigata Prefecture Patentee before: Niigato Precision Co., Ltd. |
|
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070131 Termination date: 20100710 |