CN1179362C - 输出到反射时钟跟踪电路的周期独立数据 - Google Patents

输出到反射时钟跟踪电路的周期独立数据 Download PDF

Info

Publication number
CN1179362C
CN1179362C CNB001271008A CN00127100A CN1179362C CN 1179362 C CN1179362 C CN 1179362C CN B001271008 A CNB001271008 A CN B001271008A CN 00127100 A CN00127100 A CN 00127100A CN 1179362 C CN1179362 C CN 1179362C
Authority
CN
China
Prior art keywords
signal
clock
data
ddr
delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CNB001271008A
Other languages
English (en)
Chinese (zh)
Other versions
CN1293433A (zh
Inventor
H
H·比洛
��άŵ��˹�������
J·J·奇维诺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CN1293433A publication Critical patent/CN1293433A/zh
Application granted granted Critical
Publication of CN1179362C publication Critical patent/CN1179362C/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1066—Output synchronization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device

Landscapes

  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Memory System (AREA)
  • Investigating Or Analyzing Materials By The Use Of Ultrasonic Waves (AREA)
CNB001271008A 1999-10-19 2000-09-18 输出到反射时钟跟踪电路的周期独立数据 Expired - Lifetime CN1179362C (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/420,694 US6134182A (en) 1999-10-19 1999-10-19 Cycle independent data to echo clock tracking circuit
US09/420,694 1999-10-19
US09/420694 1999-10-19

Publications (2)

Publication Number Publication Date
CN1293433A CN1293433A (zh) 2001-05-02
CN1179362C true CN1179362C (zh) 2004-12-08

Family

ID=23667486

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB001271008A Expired - Lifetime CN1179362C (zh) 1999-10-19 2000-09-18 输出到反射时钟跟踪电路的周期独立数据

Country Status (8)

Country Link
US (1) US6134182A (ko)
JP (1) JP3495324B2 (ko)
KR (1) KR100370293B1 (ko)
CN (1) CN1179362C (ko)
GB (1) GB2358265B (ko)
MY (1) MY121171A (ko)
SG (1) SG87178A1 (ko)
TW (1) TW507214B (ko)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6965142B2 (en) * 1995-03-07 2005-11-15 Impinj, Inc. Floating-gate semiconductor structures
US6449738B1 (en) * 1998-12-03 2002-09-10 International Business Machines Corporation Apparatus for bus frequency independent wrap I/O testing and method therefor
JP4190662B2 (ja) * 1999-06-18 2008-12-03 エルピーダメモリ株式会社 半導体装置及びタイミング制御回路
KR100387523B1 (ko) * 2000-07-27 2003-06-18 삼성전자주식회사 데이터와 에코 클럭간 트래킹을 위한 장치 및 방법
KR100387530B1 (ko) * 2001-07-04 2003-06-18 삼성전자주식회사 에코 클럭 경로를 가지는 반도체 메모리 장치
US6664909B1 (en) 2001-08-13 2003-12-16 Impinj, Inc. Method and apparatus for trimming high-resolution digital-to-analog converter
JP3908493B2 (ja) * 2001-08-30 2007-04-25 株式会社東芝 電子回路及び半導体記憶装置
JP4609808B2 (ja) * 2001-09-19 2011-01-12 エルピーダメモリ株式会社 半導体集積回路装置及び遅延ロックループ装置
DE10149192B4 (de) * 2001-10-05 2005-07-14 Infineon Technologies Ag Vorrichtung zum Erzeugen von Speicher-internen Befehlssignalen aus einem Speicheroperationsbefehl
DE60139490D1 (de) * 2001-12-20 2009-09-17 Texas Instruments Inc Ausgangstreiber mit gesteuerter Anstiegszeit
US6950350B1 (en) 2002-01-08 2005-09-27 #Dlabs, Inc., Ltd. Configurable pipe delay with window overlap for DDR receive data
US6958646B1 (en) 2002-05-28 2005-10-25 Impinj, Inc. Autozeroing floating-gate amplifier
US6909389B1 (en) 2002-06-14 2005-06-21 Impinj, Inc. Method and apparatus for calibration of an array of scaled electronic circuit elements
AU2003275479A1 (en) * 2002-10-08 2004-05-04 Impinj, Inc. Use of analog-valued floating-gate transistors to match the electrical characteristics of interleaved and pipelined
US7187237B1 (en) 2002-10-08 2007-03-06 Impinj, Inc. Use of analog-valued floating-gate transistors for parallel and serial signal processing
US6891399B2 (en) * 2003-03-13 2005-05-10 International Business Machines Corporation Variable pulse width and pulse separation clock generator
CN1833212B (zh) * 2003-07-31 2011-06-08 株式会社半导体能源研究所 半导体装置及半导体装置的驱动方法
US20050058292A1 (en) * 2003-09-11 2005-03-17 Impinj, Inc., A Delaware Corporation Secure two-way RFID communications
US7528728B2 (en) 2004-03-29 2009-05-05 Impinj Inc. Circuits for RFID tags with multiple non-independently driven RF ports
US7667589B2 (en) 2004-03-29 2010-02-23 Impinj, Inc. RFID tag uncoupling one of its antenna ports and methods
US7423539B2 (en) * 2004-03-31 2008-09-09 Impinj, Inc. RFID tags combining signals received from multiple RF ports
US7917088B2 (en) * 2004-04-13 2011-03-29 Impinj, Inc. Adaptable detection threshold for RFID tags and chips
US7183926B2 (en) * 2004-04-13 2007-02-27 Impinj, Inc. Adaptable bandwidth RFID tags
US7973643B2 (en) * 2004-04-13 2011-07-05 Impinj, Inc. RFID readers transmitting preambles denoting data rate and methods
US7501953B2 (en) * 2004-04-13 2009-03-10 Impinj Inc RFID readers transmitting preambles denoting communication parameters and RFID tags interpreting the same and methods
US20050240739A1 (en) * 2004-04-27 2005-10-27 Impinj. Inc., A Delaware Corporation Memory devices signaling task completion and interfaces and software and methods for controlling the same
US7510117B2 (en) * 2004-06-04 2009-03-31 Impinj Inc Decoding with memory in RFID system
US8041233B2 (en) * 2004-07-14 2011-10-18 Fundación Tarpuy Adaptive equalization in coherent fiber optic communication
US7049964B2 (en) 2004-08-10 2006-05-23 Impinj, Inc. RFID readers and tags transmitting and receiving waveform segment with ending-triggering transition
DE102004046957B4 (de) * 2004-09-28 2016-02-04 Polaris Innovations Ltd. Verfahren und Schaltungsanordnungen zum Abgleichen von Signallaufzeiten in einem Speichersystem
US20060082442A1 (en) * 2004-10-18 2006-04-20 Impinj, Inc., A Delaware Corporation Preambles with relatively unambiguous autocorrelation peak in RFID systems
WO2006102553A2 (en) * 2005-03-24 2006-09-28 Impinj, Inc. Error recovery in rfid reader systems
US7716516B2 (en) 2006-06-21 2010-05-11 Sony Computer Entertainment Inc. Method for controlling operation of microprocessor which performs duty cycle correction process
US8108813B2 (en) 2007-11-20 2012-01-31 International Business Machines Corporation Structure for a circuit obtaining desired phase locked loop duty cycle without pre-scaler
US8381143B2 (en) 2008-05-29 2013-02-19 International Business Machines Corporation Structure for a duty cycle correction circuit
US9111599B1 (en) * 2014-06-10 2015-08-18 Nanya Technology Corporation Memory device
KR20150142852A (ko) * 2014-06-12 2015-12-23 에스케이하이닉스 주식회사 다중 위상 클럭을 생성하는 반도체 시스템 및 이의 트레이닝 방법

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5557781A (en) * 1993-07-15 1996-09-17 Vlsi Technology Inc. Combination asynchronous cache system and automatic clock tuning device and method therefor
US5440514A (en) * 1994-03-08 1995-08-08 Motorola Inc. Write control for a memory using a delay locked loop
US5724288A (en) * 1995-08-30 1998-03-03 Micron Technology, Inc. Data communication for memory
JPH1011966A (ja) * 1996-06-27 1998-01-16 Mitsubishi Electric Corp 同期型半導体記憶装置および同期型メモリモジュール
US5790838A (en) * 1996-08-20 1998-08-04 International Business Machines Corporation Pipelined memory interface and method for using the same
US5920511A (en) * 1997-12-22 1999-07-06 Samsung Electronics Co., Ltd. High-speed data input circuit for a synchronous memory device

Also Published As

Publication number Publication date
TW507214B (en) 2002-10-21
CN1293433A (zh) 2001-05-02
KR20010050944A (ko) 2001-06-25
GB0024476D0 (en) 2000-11-22
KR100370293B1 (ko) 2003-01-29
MY121171A (en) 2005-12-30
SG87178A1 (en) 2002-03-19
GB2358265B (en) 2003-12-24
US6134182A (en) 2000-10-17
GB2358265A (en) 2001-07-18
JP3495324B2 (ja) 2004-02-09
JP2001167579A (ja) 2001-06-22

Similar Documents

Publication Publication Date Title
CN1179362C (zh) 输出到反射时钟跟踪电路的周期独立数据
US6209072B1 (en) Source synchronous interface between master and slave using a deskew latch
CN100446120C (zh) 具有加速模式的寄存器控制的延迟锁定回路
US7733715B2 (en) Memory system, memory device, and output data strobe signal generating method
JP2000187522A (ja) Ｄｄｒタイミングのためのデ―タクロック待ち時間補償回路及び方法
CN101794614A (zh) 半导体存储器装置
Nogawa et al. A data-transition look-ahead DFF circuit for statistical reduction in power consumption
KR100883140B1 (ko) 데이터 출력 제어회로, 반도체 메모리 장치 및 그의 동작방법
US5644538A (en) Circuit and method for controllng the duration of pulses in a control signal from an electronic system
US5491663A (en) Pre-charged slave latch with parallel previous state memory
US6445644B2 (en) Apparatus and method for generating a clock within a semiconductor device and devices and systems including same
CN101425331A (zh) 时钟控制电路及包括该时钟控制电路的数据对齐电路
US5758131A (en) Bus adapter for synchronizing communications between two circuits running at different clock rates
US6633995B1 (en) System for generating N pipeline control signals by delaying at least one control signal corresponding to a subsequent data path circuit
US5479646A (en) Method and apparatus for obtaining data from a data circuit utilizing alternating clock pulses to gate the data to the output
US5886947A (en) Semiconductor memory device with shared data input/output line
CN101874271B (zh) 读出列选择和读出数据总线预充电控制信号的互锁
JPS62131631A (ja) デジタル自走クロツク同期回路
US6516396B1 (en) Means to extend tTR range of RDRAMS via the RDRAM memory controller
KR100366137B1 (ko) 내부클럭신호발생방법및장치
US6169704B1 (en) Apparatus and method for generating a clock within a semiconductor device and devices and systems including same
US5751644A (en) Data transition detect write control
US6075751A (en) Signal transition detector for asynchronous circuits
KR100536598B1 (ko) 클럭활성화 시점을 선택하는 반도체메모리장치
US5870349A (en) Data processing system and method for generating memory control signals with clock skew tolerance

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20041208