CN116830257A - 半导体集成电路装置 - Google Patents
半导体集成电路装置 Download PDFInfo
- Publication number
- CN116830257A CN116830257A CN202280014374.1A CN202280014374A CN116830257A CN 116830257 A CN116830257 A CN 116830257A CN 202280014374 A CN202280014374 A CN 202280014374A CN 116830257 A CN116830257 A CN 116830257A
- Authority
- CN
- China
- Prior art keywords
- power supply
- wiring
- standard unit
- via hole
- fins
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0158—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including FinFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/62—Fin field-effect transistors [FinFET]
- H10D30/6211—Fin field-effect transistors [FinFET] having fin-shaped semiconductor bodies integral with the bulk semiconductor substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/834—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET] comprising FinFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/20—Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
- H10W20/427—Power or ground buses
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
- H10D84/0193—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices the components including FinFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/85—Complementary IGFETs, e.g. CMOS
- H10D84/853—Complementary IGFETs, e.g. CMOS comprising FinFETs
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2021-021737 | 2021-02-15 | ||
| JP2021021737 | 2021-02-15 | ||
| PCT/JP2022/002398 WO2022172737A1 (ja) | 2021-02-15 | 2022-01-24 | 半導体集積回路装置 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN116830257A true CN116830257A (zh) | 2023-09-29 |
Family
ID=82838719
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202280014374.1A Pending CN116830257A (zh) | 2021-02-15 | 2022-01-24 | 半导体集成电路装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US20230411246A1 (https=) |
| JP (1) | JP7817572B2 (https=) |
| CN (1) | CN116830257A (https=) |
| WO (1) | WO2022172737A1 (https=) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2021075540A1 (ja) * | 2019-10-18 | 2021-04-22 | 株式会社ソシオネクスト | 半導体集積回路装置 |
| CN120660459A (zh) * | 2023-02-20 | 2025-09-16 | 株式会社索思未来 | 半导体集成电路装置 |
| JPWO2024241869A1 (https=) * | 2023-05-24 | 2024-11-28 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04129247A (ja) * | 1990-09-20 | 1992-04-30 | Fujitsu Ltd | 半導体装置 |
| JP4829645B2 (ja) | 2006-03-08 | 2011-12-07 | パナソニック株式会社 | 半導体集積回路装置 |
| JP2008300765A (ja) | 2007-06-04 | 2008-12-11 | Toshiba Microelectronics Corp | 半導体集積回路装置 |
| JP5410082B2 (ja) | 2008-12-12 | 2014-02-05 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
| JP2013105341A (ja) | 2011-11-14 | 2013-05-30 | Renesas Electronics Corp | 半導体集積回路、半導体集積回路の設計方法及び設計装置並びにプログラム |
| US9985014B2 (en) | 2016-09-15 | 2018-05-29 | Qualcomm Incorporated | Minimum track standard cell circuits for reduced area |
| JP7364922B2 (ja) | 2018-12-26 | 2023-10-19 | 株式会社ソシオネクスト | 半導体集積回路装置 |
-
2022
- 2022-01-24 WO PCT/JP2022/002398 patent/WO2022172737A1/ja not_active Ceased
- 2022-01-24 JP JP2022581300A patent/JP7817572B2/ja active Active
- 2022-01-24 CN CN202280014374.1A patent/CN116830257A/zh active Pending
-
2023
- 2023-08-09 US US18/447,032 patent/US20230411246A1/en active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| US20230411246A1 (en) | 2023-12-21 |
| JP7817572B2 (ja) | 2026-02-19 |
| WO2022172737A1 (ja) | 2022-08-18 |
| JPWO2022172737A1 (https=) | 2022-08-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN116830257A (zh) | 半导体集成电路装置 | |
| US6271548B1 (en) | Master slice LSI and layout method for the same | |
| CN114503256B (zh) | 半导体集成电路装置 | |
| JP2022534858A (ja) | 複合ロジックセルのための小型3d積層cfetアーキテクチャ | |
| JP7640861B2 (ja) | 半導体集積回路装置 | |
| JP2008171977A5 (https=) | ||
| JP2008171977A (ja) | 半導体集積回路のレイアウト構造 | |
| US12417801B2 (en) | 2-port SRAM comprising a CFET | |
| US20210320065A1 (en) | Semiconductor integrated circuit device | |
| JP2014528649A (ja) | 複数のプログラマブル領域を有するゲートアレイ構造 | |
| CN101315928B (zh) | 具有单元金氧半组件的集成电路的布局方法 | |
| US20250113594A1 (en) | Semiconductor integrated circuit device | |
| JP2008118004A (ja) | 半導体集積回路 | |
| US8178904B2 (en) | Gate array | |
| US20250273567A1 (en) | Semiconductor integrated circuit device | |
| CN118318295A (zh) | 半导体集成电路装置 | |
| JP7525802B2 (ja) | 半導体集積回路装置 | |
| WO2023132264A1 (ja) | 半導体集積回路装置 | |
| WO2023053203A1 (ja) | 半導体集積回路装置 | |
| JP3268690B2 (ja) | 半導体集積回路装置 | |
| JPS6017930A (ja) | マスタ・スライス方式に於ける基本セル | |
| US20260096081A1 (en) | Semiconductor memory device | |
| WO2024116853A1 (ja) | 半導体集積回路装置 | |
| WO2024101226A1 (ja) | 半導体集積回路装置 | |
| WO2024166906A1 (ja) | 半導体集積回路装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |