JP7817572B2 - 半導体集積回路装置 - Google Patents

半導体集積回路装置

Info

Publication number
JP7817572B2
JP7817572B2 JP2022581300A JP2022581300A JP7817572B2 JP 7817572 B2 JP7817572 B2 JP 7817572B2 JP 2022581300 A JP2022581300 A JP 2022581300A JP 2022581300 A JP2022581300 A JP 2022581300A JP 7817572 B2 JP7817572 B2 JP 7817572B2
Authority
JP
Japan
Prior art keywords
power supply
wiring
semiconductor integrated
integrated circuit
circuit device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2022581300A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2022172737A1 (https=
Inventor
秀幸 小室
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Socionext Inc
Original Assignee
Socionext Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Socionext Inc filed Critical Socionext Inc
Publication of JPWO2022172737A1 publication Critical patent/JPWO2022172737A1/ja
Application granted granted Critical
Publication of JP7817572B2 publication Critical patent/JP7817572B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0158Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including FinFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/62Fin field-effect transistors [FinFET]
    • H10D30/6211Fin field-effect transistors [FinFET] having fin-shaped semiconductor bodies integral with the bulk semiconductor substrates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/834Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET] comprising FinFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/20Interconnections within wafers or substrates, e.g. through-silicon vias [TSV]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00Interconnections in chips, wafers or substrates
    • H10W20/40Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/427Power or ground buses
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0193Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices the components including FinFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85Complementary IGFETs, e.g. CMOS
    • H10D84/853Complementary IGFETs, e.g. CMOS comprising FinFETs

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP2022581300A 2021-02-15 2022-01-24 半導体集積回路装置 Active JP7817572B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2021021737 2021-02-15
JP2021021737 2021-02-15
PCT/JP2022/002398 WO2022172737A1 (ja) 2021-02-15 2022-01-24 半導体集積回路装置

Publications (2)

Publication Number Publication Date
JPWO2022172737A1 JPWO2022172737A1 (https=) 2022-08-18
JP7817572B2 true JP7817572B2 (ja) 2026-02-19

Family

ID=82838719

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022581300A Active JP7817572B2 (ja) 2021-02-15 2022-01-24 半導体集積回路装置

Country Status (4)

Country Link
US (1) US20230411246A1 (https=)
JP (1) JP7817572B2 (https=)
CN (1) CN116830257A (https=)
WO (1) WO2022172737A1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021075540A1 (ja) * 2019-10-18 2021-04-22 株式会社ソシオネクスト 半導体集積回路装置
CN120660459A (zh) * 2023-02-20 2025-09-16 株式会社索思未来 半导体集成电路装置
JPWO2024241869A1 (https=) * 2023-05-24 2024-11-28

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007242846A (ja) 2006-03-08 2007-09-20 Matsushita Electric Ind Co Ltd 半導体集積回路装置および半導体集積回路装置の電源配線方法
JP2008300765A (ja) 2007-06-04 2008-12-11 Toshiba Microelectronics Corp 半導体集積回路装置
JP2010141187A (ja) 2008-12-12 2010-06-24 Renesas Technology Corp 半導体集積回路装置
JP2013105341A (ja) 2011-11-14 2013-05-30 Renesas Electronics Corp 半導体集積回路、半導体集積回路の設計方法及び設計装置並びにプログラム
US20180076189A1 (en) 2016-09-15 2018-03-15 Qualcomm Incorporated Minimum track standard cell circuits for reduced area
WO2020137746A1 (ja) 2018-12-26 2020-07-02 株式会社ソシオネクスト 半導体集積回路装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04129247A (ja) * 1990-09-20 1992-04-30 Fujitsu Ltd 半導体装置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007242846A (ja) 2006-03-08 2007-09-20 Matsushita Electric Ind Co Ltd 半導体集積回路装置および半導体集積回路装置の電源配線方法
JP2008300765A (ja) 2007-06-04 2008-12-11 Toshiba Microelectronics Corp 半導体集積回路装置
JP2010141187A (ja) 2008-12-12 2010-06-24 Renesas Technology Corp 半導体集積回路装置
JP2013105341A (ja) 2011-11-14 2013-05-30 Renesas Electronics Corp 半導体集積回路、半導体集積回路の設計方法及び設計装置並びにプログラム
US20180076189A1 (en) 2016-09-15 2018-03-15 Qualcomm Incorporated Minimum track standard cell circuits for reduced area
WO2020137746A1 (ja) 2018-12-26 2020-07-02 株式会社ソシオネクスト 半導体集積回路装置

Also Published As

Publication number Publication date
US20230411246A1 (en) 2023-12-21
WO2022172737A1 (ja) 2022-08-18
CN116830257A (zh) 2023-09-29
JPWO2022172737A1 (https=) 2022-08-18

Similar Documents

Publication Publication Date Title
JP7415176B2 (ja) 半導体集積回路装置
JP7817572B2 (ja) 半導体集積回路装置
CN115066752B (zh) 半导体存储装置
JP7610127B2 (ja) 半導体集積回路装置
CN109564893B (zh) 半导体芯片
JP6925953B2 (ja) 半導体装置
JP7640861B2 (ja) 半導体集積回路装置
JP7799195B2 (ja) 半導体集積回路装置
JP2008171977A5 (https=)
JP2008171977A (ja) 半導体集積回路のレイアウト構造
JP2014528649A (ja) 複数のプログラマブル領域を有するゲートアレイ構造
US20250113594A1 (en) Semiconductor integrated circuit device
US20250365917A1 (en) Interconnect structures for integration of memory cells and logic cells
WO2024162046A1 (ja) 半導体集積回路装置
WO2024135324A1 (ja) 半導体集積回路装置
WO2024162070A1 (ja) 半導体集積回路装置
WO2023132264A1 (ja) 半導体集積回路装置
WO2024162047A1 (ja) 半導体集積回路装置
CN118318295A (zh) 半导体集成电路装置
JP7525802B2 (ja) 半導体集積回路装置
WO2019003840A1 (ja) 半導体集積回路装置
JP3268690B2 (ja) 半導体集積回路装置
WO2024116853A1 (ja) 半導体集積回路装置
US20260096081A1 (en) Semiconductor memory device
WO2024166906A1 (ja) 半導体集積回路装置

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20241213

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20260106

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20260119

R150 Certificate of patent or registration of utility model

Ref document number: 7817572

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150