CN1165401A - Testing apparatus for non-packaged semiconductor chip - Google Patents
Testing apparatus for non-packaged semiconductor chip Download PDFInfo
- Publication number
- CN1165401A CN1165401A CN97104304A CN97104304A CN1165401A CN 1165401 A CN1165401 A CN 1165401A CN 97104304 A CN97104304 A CN 97104304A CN 97104304 A CN97104304 A CN 97104304A CN 1165401 A CN1165401 A CN 1165401A
- Authority
- CN
- China
- Prior art keywords
- lead
- lead frame
- testing apparatus
- wire
- gland
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2886—Features relating to contacting the IC under test, e.g. probe heads; chucks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Abstract
The invention discloses a non-packaging semiconductor chip testing device, including a lead frame with a chip which separates other leads supported by adhesive tapes and is bonded to a lead through line connection. The lead frame is arranged on a supporting board with a window, so as to expose the lead of the lead frame through the window to make the lead contact with a testing probe arranged below the board. A substrate is contained by a base. A cable on the substrate passes through an opening of the base and is connected with a testing board. When the lead frame is pressed by a gland, the lead frame on the supporting board moves downward to make the lead and the testing probe contacted. After the test, the gland is reset with the help of a drive device, and the lead frame is reset with the help of elasticity.
Description
The present invention relates generally to a kind of testing apparatus of semiconductor device, particularly a kind ofly be used for not encapsulating or interchange (AC) test of bare chip and the device of ageing test.
Semi-conductor industry has entered a brand-new developing stage.Proposed a kind of multi-chip module (MCM) that the several piece semiconductor chip is installed and replaced single-chip package on a circuit board.This multi-chip module (MCM) has than operating rate, bigger capacitance and the integrated level of Geng Gao faster before.Except that these advantages, there is the problem that will solve in MCM, that is, compare with the single-chip package technology, and the integrated scale of MCM increases, but productivity ratio greatly reduces.A kind of like this poor efficiency can produce undesirable a large amount of waste material, thereby the processing again that need spend and require great effort.Therefore, require to have passed through chip test such in the conventional encapsulation technology, that be known as (KGD) and produce MCM, these chip un-encapsulated but confirmed it is reliable with those.The validity of KGD is depended in the exploitation of the success of MCM.
In order to ensure the reliability of semiconductor chip, generally to carry out a series of test to semiconductor chip.One of them test is the AC test, and in the test, all input and output sides all are connected on the test signal generation circuit, in order to the transmission characteristic between the signal of checking input and output terminal.Another test is higher than under the excessive condition of normal working temperature and voltage for making given chip be in, in order to verify its life-span.These tests can detect defective chip, and eliminate assembling or handle the contingent inefficacy in back.
Yet it is very difficult to be electrically connected not encapsulation or bare chip and test signal generation circuit, unless chip encapsulates.So, generally to come packaged chip, and, can test in the test jack that is installed to again after the outer lead insertion wherein on the test board with the outer lead that is connected with chip bonding pad.But the shortcoming of this measuring technology is to encapsulate possible bad chips and can cause waste, and limited the increase of once testing bare chip quantity.
Proposed the method that addresses these problems in the United States Patent (USP) 5006792, that is, provide a kind of flip-chip test jack adapter, the bare chip that is formed with a plurality of solder bumps on its chip bond pads has been carried out ageing test.Flip-chip inserts in the test jack adapter, carries out ageing test.This test jack adapter comprises the substrate with the cantilever beam that matches with shell.This technology with this socket adapter can be at encapsulation Pretesting bare chip.
Yet, by this prior art, because spacing is thin between bonding welding pad, so the apparatus for testing chip that can accurately form solder bump on the bonding welding pad of chip must be provided.Another problem is in order to ensure the reliability of test, once can only survey chip piece.So the cost of a KGD can increase, and this test is unhelpful to producing a large amount of KGD.And, in the test period of this intractable chip process chip individually.In addition, when the chip that will test changes, must change the structure of above-mentioned socket adapter, make it to adapt with the bonding welding pad of another kind of configuration.
Another technology of test bare chip is disclosed in United States Patent (USP) 5479105, and this patent provides a kind of die testing device, comprising having the lead frame that is installed in the bare chip on the pipe core welding disc.Pipe core welding disc is supported by pull bar, and lead-in wire is supported by adhesive tape.Bare chip links to each other with lead-in wire by line.The test jack of socket and last socket under this lead frame places and comprises.Following socket has slit, and the last socket that is suspended from down socket has groove hole and the test probe that contacts with the lead-in wire of lead frame.Pin passes the groove hole, and imports the hole place the lead frame periphery, inserts then in the slit, and in up and down between the socket, a side of lead frame is held on up and down between the socket by anchor clamps lead frame by means of this dowel fixes.Test jack has the plunger part of a live contact on it, and this part is arranged at the edge of socket, so that can insert in the test board.
Although this measuring technology has overcome the problem in the above-mentioned technology, but still there are some defectives.At first, because the plunger of this test jack part must vertically be inserted in the test board, lead frame has the bare chip that links to each other with its lead-in wire by line, and lead frame is in erectility.Thereby line is frangibility in the rigidity environment.The second, when test jack is closed, the necessary break-through groove hole of pin, pilot hole and slit, this can cause productivity ratio to reduce.
Therefore, the modifying device that the purpose of this invention is to provide a kind of low cost test non-packaged semiconductor chip.
Another object of the present invention provides a kind of modifying device of testing various non-packaged semiconductor chips, can not consider number of chips what or chip bond pads configuration how.
A further object of the invention provides a kind of device of steady testing non-packaged semiconductor chip.
The testing apparatus that can realize these and other objects of the present invention comprises: the lead frame that chip is housed; The plate of supporting wire frame; The substrate that has test probe; The base that holds substrate; And push the lid of lead frame.Described lead frame has many lead-in wires electrically isolated from one, and these lead-in wires are actual to be supported by adhesive tape.At least one semiconductor chip that will test is by line and described lead-in wire bonding.This lead frame comprises one group of lead-in wire at least.Every group of lead-in wire belongs to the chip piece with described lead-in wire bonding respectively, and each group lead-in wire separates each other.Every group of lead-in wire also comprises installs bonding pads thereon.
Supporting bracket has a plurality of windows, forms these windows in order that pass through the lead-in wire of their exposed leads frames.Test probe on the substrate contacts with the lead-in wire that window by supporting bracket exposes.Can form the protective layer of band probe aperture on the substrate.Test probe can be spring stilt pin (resilient pogopin) or elastic bending lead-in wire.Substrate also comprises with the cable that connects test probe and test signal generation circuit.
Base comprises the under shed that is used to hold the upper shed of substrate and is used to pass cable.Upper shed is greater than under shed, and substrate just can be inserted in the upper shed like this, and is mounted thereon.Base can comprise the spring of resilient connection supporting bracket.Gland places on the lead frame, so that push lead frame.The cavity that the protection line is arranged on the gland.
Testing apparatus of the present invention also comprises drive unit, and this device is fixed on the gland, is used to move up and down gland.The base of testing apparatus comprises a guide that extends vertically up to gland at least, and guide has an oblique slit at least.Gland can be fixed on the drive unit by slit oblique in the guide.Therefore, gland can move up and down obliquely.
Testing apparatus of the present invention also comprises a guide pin outside the upper shed of base at least.Guide pin on the base passes the through hole of supporting bracket and the pilot hole of toe-in frame, then, is inserted in the groove of gland.
Fig. 1 is a decomposition diagram of showing the spatial relation between the critical piece of non-packaged semiconductor chip testing apparatus of the present invention.
Fig. 2 is an enlarged perspective of showing the lead frame of the testing apparatus that is used for Fig. 1.
Fig. 3 is whole generalized section of showing testing apparatus of the present invention.
Fig. 4 A and 4B are that explanation utilizes the testing apparatus of Fig. 3 to test the amplification profile of the technical process of non-packaged semiconductor chip.
Fig. 5 is a plane graph of showing the substrate bottom surface in the testing apparatus of the present invention.
Fig. 6 A and 6B are the perspective views of running of the gland of explanation testing apparatus of the present invention.
Fig. 7 is that the part of showing the spatial relation between each critical piece of another non-packaged semiconductor chip testing apparatus of the present invention splits decomposition diagram.
Fig. 8 is the generalized section of main parts size of the testing apparatus of exploded view 7.
Below with reference to each accompanying drawing of showing the preferred embodiments of the present invention the present invention is described more fully.Yet the present invention can have many multi-form imbodies, is not limited to embodiment described here; It only is for openly the present invention fully fully that these embodiment are provided, and shows scope of the present invention to those skilled in the art.In each accompanying drawing, identical numeral is represented identical parts all the time.
Fig. 1 shows the spatial relation between the critical piece of testing apparatus 100 of non-packaged semiconductor chip 1 of the present invention, and Fig. 2 shows the lead frame 10 of the testing apparatus 100 that is used for Fig. 1.Referring to Fig. 1, testing apparatus 100 comprises and has at least one lead frame of wanting the measuring semiconductor chip 10.As shown in Figure 2, lead frame 10 has many lead-in wires 12 and nonconducting adhesive tape 18.The every group of lead-in wire 12 that belongs to chip piece 1 isolated with other lead-in wire and lead frame 10 electricity, and in fact supported by adhesive tape 18.Lead-in wire 12 surrounds semiconductor chip 1, particularly unpackaged chip or bare chip, then, utilizes line 14 with they bondings.Pilot hole 16 can make lead frame 10 in place.Lead frame 10 can not have pad, as shown in Figure 2.On the other hand, lead frame 10 also can comprise pad, makes as the United States Patent (USP) 5548884 of the II U.Kim that quotes as proof here as described in the method for KGD arrays.Although bonding pads is not installed, chip can be by means of line with lead-in wire machinery and be electrically connected.
And labour has the lid 50 of pushing lead frame 10 downwards on lead frame 10.On the lower surface of gland 50, be formed with cavity 52 and groove 56, shown in Fig. 3 to 4B.When gland 50 is pushed lead frame 10, can connect the line 14 of the lead-in wire 12 of chip 1 and lead frame 10 by cavity 52 protections.Each groove 56 matches with each guide pin 46 that passes pilot hole 16 and through hole 26.Gland 50 is made of electrically non-conductive material.
Fig. 3 schematically shows whole testing device 100 of the present invention, and Fig. 4 A and 4B show the technical process of the testing apparatus 100 test non-packaged semiconductor chips 1 that utilize Fig. 3.The critical piece of the testing apparatus shown in Fig. 1 combines, as shown in Figure 3.Among Fig. 3, testing apparatus 100 also comprises the device 60 that drives gland 50.Drive unit 60 is fixed on the gland 50. Reference number 60,62,64 among Fig. 3 is drive unit and relevant parts with 66 expressions.Be detailed description below to this.
Shown in Fig. 3 to 4B, comprise protective layer 32, be inserted in the upper shed 42 of base 40 as shown in Figure 1 as the test probe 33 of spring stilt pin and the substrate 30 of cable 34.Lead frame 10 on the supporting bracket 20 places between substrate 30 and the gland 50.Spring 48 is flexibly supporting supporting bracket 20, and gland 50 is to support movably.It below is explanation to gland 50.
Lead-in wire 12 and chip 1 come out by the window 22 of supporting bracket 20.Because the size of window 22 is greater than the protective layer on the substrate 30 32, so when lead frame 10 moved down, test probe 33 can contact with the lead-in wire 12 in the window 22.When gland 50 was pushed lead frame 10, the size of the cavity 52 of gland 50 was enough to and wherein chip 1, line 14 and adhesive tape 8 match.And, in order to distribute the heat that chip 1 produces effectively,, can be formed with opening on substrate 30 and the protective layer 32 although not shown.As mentioned above, the guide pin 46 on the base 40 passes supporting bracket 20 and lead frame 10, and is inserted in the groove 56 of gland 50.
During drive unit 60 work, gland 50 moves down, and pushes lead frame 10.Therefore, in spring shown in Figure 3 48 compression, the lead frame 10 on the supporting bracket 20 also moves down, and contacts with test probe 33 on the substrate 30 then, thereby can carry out suitable test process.After the test, drive unit 60 moves in the opposite direction, and gland 50 recovers original position.Lead frame 10 also resets by the spring 48 that connects with supporting bracket 20.
Fig. 5 shows the basal surface of the substrate 30 of testing apparatus.As shown in Figure 5, substrate 30 has a plurality of test probes hole 33a, cable aperture 34a and the hole 35 of fixing base 30 on base.Be formed with two cable aperture 34a corresponding to each probe aperture 33a.Two cable aperture 34a insert the input and output cable respectively.Reference number 37 expressions connect the line of test probe and cable.
Fig. 6 A and 6B show the running of the gland 50 of testing apparatus.Referring to Fig. 6 A and 6B, drive unit 60 can be by cylinder operated connecting rod.Guiding parts 66 extends vertically up to gland 50, and skewed slot 68 is wherein arranged.Gland 50 is fixed on the drive unit 60 by skewed slot 68 by link 62,64.Therefore, when drive unit 60 is mobile vertically, gland 50 along the inclination angle of groove 68 with respect to lopsidedness move up and down, be convenient to the load or the unloading of lead frame 10.
After this, will describe another embodiment of the present invention in detail.Fig. 7 is that the part of the critical piece of another non-packaged semiconductor chip testing apparatus of the present invention splits decomposition diagram, and Fig. 8 shows the main parts size of the testing apparatus 200 of Fig. 7.Among Fig. 7 and 8, the parts that present embodiment is identical with previous embodiment are represented with identical reference number.Therefore, no longer describe these identical parts in detail, the below main difference that is noted that between the two.
Among Fig. 7 and 8, comprise that the lead frame 110 of a unpackaged chip 1 can be placed on the supporting bracket 20.In addition, the opening number of base 50 is greater than the quantity that will survey chip 1.Therefore, can be with independent lead frame 110 independent test chips 1.Elastic bending lead-in wire 133 also is the characteristics of present embodiment.Bending lead 133 replaces the spring stilt pin in the previous embodiment as test probe.In this case, do not form parts such as protective layer in the previous embodiment for example.Because bending lead 133 has elastic force, institute can be through reducing through its length.Therefore, because the signal path shortening, so can improve electrical property.
Each drawing and description discloses typical preferred embodiment of the present invention, although above-mentionedly used particular term in open, they are just general and illustrative, is not in order to limit, and following claims have been set forth scope of the present invention.
Claims (13)
1. device of testing non-packaged semiconductor chip comprises:
The lead frame that has many lead-in wires electrically isolated from one, described lead-in wire reality is supported by nonconducting adhesive tape, wherein has the semiconductor chip that will test at least by many lines and described every lead-in wire bonding;
Support the plate of described lead frame, described supporting bracket is formed with a plurality of windows, in order to expose the described lead-in wire of described lead frame by them;
At least one substrate, described substrate has a plurality of test probes, test probe contacts with every described lead-in wire of described lead frame respectively by the window of described supporting bracket, and described substrate also has the many cables that connect described test probe and test signal generation circuit;
Have a plurality of bases that hold the upper shed of described substrate, described base also has a plurality of under sheds that described cable passes that are used for, and wherein said upper shed is greater than described under shed, so that described substrate can insert described upper shed, and is loaded on wherein; And
Push the lid that described lead-in wire that described lead frame makes described lead frame can contact with the described probe of described substrate, described gland has the cavity of a described line of protection at least.
2. according to the testing apparatus of claim 1, also comprise:
Drive the device of described gland, described drive unit is fixed on the described gland, thereby described gland can move up and down.
3. according to the testing apparatus of claim 2, it is characterized in that, described base comprises a guide at least, this guide extends to described gland, and wherein has a skewed slot at least, described gland is fixed on the described drive unit by the skewed slot in the described guide, thereby described gland can move up and down obliquely.
4. according to the testing apparatus of claim 1, also comprise:
At least one guide pin outside the above upper shed of described base has a pilot hole that inserts described guide pin at least in the wherein said lead frame.
5. according to the testing apparatus of claim 4, it is characterized in that described gland comprises a groove that inserts the described guide pin on the described base at least.
6. according to the testing apparatus of claim 5, it is characterized in that, comprise a through hole that inserts the described guide pin on the described base in the described supporting bracket at least.
7. according to the testing apparatus of claim 6, it is characterized in that the groove of the described guide pin on the described base, the pilot hole in the described lead frame, described gland and the through hole in the described supporting bracket are aimed at.
8. according to the testing apparatus of claim 1, it is characterized in that described lead frame comprises one group of lead-in wire at least, every group of lead-in wire belongs to a block semiconductor chip that is bonded on the described lead-in wire respectively.
9. testing apparatus according to Claim 8 is characterized in that, every group of lead-in wire separates each other.
10. testing apparatus according to Claim 8 is characterized in that, every group of lead-in wire comprises the pad that described semiconductor chip is installed thereon respectively.
11. the testing apparatus according to claim 1 is characterized in that, described substrate comprises the protective layer that has a plurality of probe aperture, can insert the described test probe of described substrate in the probe aperture respectively.
12. the testing apparatus according to claim 1 is characterized in that, described test probe is spring stilt pin or elastic bending lead-in wire.
13. the testing apparatus according to claim 1 is characterized in that, described base comprises the spring of a described supporting bracket of resilient connection at least.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR15463/96 | 1996-05-10 | ||
KR1019960015463A KR0175268B1 (en) | 1996-05-10 | 1996-05-10 | Bare chip test device with horizontal top-down connection |
KR15463/1996 | 1996-05-10 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1165401A true CN1165401A (en) | 1997-11-19 |
CN1103495C CN1103495C (en) | 2003-03-19 |
Family
ID=19458327
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN97104304A Expired - Lifetime CN1103495C (en) | 1996-05-10 | 1997-05-04 | Testing apparatus for non-packaged semiconductor chip |
Country Status (6)
Country | Link |
---|---|
US (1) | US5990692A (en) |
JP (1) | JP3014338B2 (en) |
KR (1) | KR0175268B1 (en) |
CN (1) | CN1103495C (en) |
DE (1) | DE19718870B4 (en) |
TW (1) | TW455977B (en) |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1328779C (en) * | 2004-09-21 | 2007-07-25 | 威盛电子股份有限公司 | Detecting clamp and its top cover |
CN100339981C (en) * | 2002-08-26 | 2007-09-26 | 日月光半导体制造股份有限公司 | Packaging base plate having concave-convex side |
CN100388446C (en) * | 2004-06-02 | 2008-05-14 | 鸿骐昶驎科技股份有限公司 | Sticking and positioning technology based system and method for chip substrate packaging |
CN100397962C (en) * | 2004-10-26 | 2008-06-25 | 赵建铭 | Semiconductor component package and its packaging method |
CN102253251A (en) * | 2004-09-03 | 2011-11-23 | 塞莱敦体系股份有限公司 | Replaceable probe apparatus for probing semiconductor wafer |
CN102565652A (en) * | 2010-12-30 | 2012-07-11 | 展晶科技(深圳)有限公司 | Detection device and detection method of encapsulation structure of light-emitting diode |
CN102654558A (en) * | 2012-05-03 | 2012-09-05 | 威力盟电子(苏州)有限公司 | Light-emitting diode (LED) testing device |
CN102751226A (en) * | 2011-04-20 | 2012-10-24 | 株式会社爱德万测试 | Test carrier and board assembly |
CN103453924A (en) * | 2013-09-18 | 2013-12-18 | 镇江艾科半导体有限公司 | Semiconductor chip test baseboard |
CN103983911A (en) * | 2012-12-14 | 2014-08-13 | 英飞凌科技股份有限公司 | Method for testing semiconductor chips or semiconductor chip modules |
CN104464583A (en) * | 2014-12-09 | 2015-03-25 | 合肥鑫晟光电科技有限公司 | Lighting detection device and method |
CN107369632A (en) * | 2017-07-12 | 2017-11-21 | 欧阳慧琳 | A kind of method for testing reliability and system of unencapsulated power device chip |
CN107589279A (en) * | 2017-08-11 | 2018-01-16 | 中国人民解放军63686部队 | The test adaptor device of small spacing junction block |
CN111103444A (en) * | 2018-10-29 | 2020-05-05 | 三赢科技(深圳)有限公司 | Detection device |
CN111696879A (en) * | 2020-06-15 | 2020-09-22 | 西安微电子技术研究所 | Bare chip KGD screening method based on switching substrate |
CN111696880A (en) * | 2020-06-15 | 2020-09-22 | 西安微电子技术研究所 | Bare chip KGD screening method based on TSV silicon wafer reconstruction |
CN112098049A (en) * | 2019-05-31 | 2020-12-18 | 爱德万测试株式会社 | Test apparatus, test method, and computer-readable medium |
CN113770068A (en) * | 2021-11-11 | 2021-12-10 | 成都英思嘉半导体技术有限公司 | Automatic testing device and method for high-speed radio frequency chip |
US11788885B2 (en) | 2021-02-26 | 2023-10-17 | Advantest Corporation | Test apparatus, test method, and computer-readable storage medium |
US11800619B2 (en) | 2021-01-21 | 2023-10-24 | Advantest Corporation | Test apparatus, test method, and computer-readable storage medium |
Families Citing this family (62)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6437586B1 (en) * | 1997-11-03 | 2002-08-20 | Micron Technology, Inc. | Load board socket adapter and interface method |
US6392427B1 (en) * | 1998-12-21 | 2002-05-21 | Kaitech Engineering, Inc. | Testing electronic devices |
US6164984A (en) * | 1999-04-01 | 2000-12-26 | Schreiner Etiketten Und Selbstkelbetechnik Gmbh & Co. | Electrical connecting element |
US6560735B1 (en) * | 1999-08-03 | 2003-05-06 | Agere Systems Inc | Methods and apparatus for testing integrated circuits |
US6242933B1 (en) * | 1999-10-04 | 2001-06-05 | St Assembly Test Services | Device probe socket forming part of a test head, interfacing between test head and a probe handler, used for device strip testing |
EP1160579A1 (en) * | 2000-05-30 | 2001-12-05 | EMA Equipment Pte Ltd. | Containment device for burn-in boards, for testing integrated circuits and the like |
JP4716066B2 (en) * | 2001-02-09 | 2011-07-06 | 日本電気株式会社 | Pitch feed mechanism |
US20020199159A1 (en) * | 2001-06-22 | 2002-12-26 | Vinson Dong | Naked chip motherboard module |
US6783316B2 (en) * | 2001-06-26 | 2004-08-31 | Asm Assembly Automation Limited | Apparatus and method for testing semiconductor devices |
US6677770B2 (en) * | 2001-07-17 | 2004-01-13 | Infineon Technologies | Programmable test socket |
US6960923B2 (en) * | 2001-12-19 | 2005-11-01 | Formfactor, Inc. | Probe card covering system and method |
US7371459B2 (en) | 2004-09-03 | 2008-05-13 | Tyco Electronics Corporation | Electrical devices having an oxygen barrier coating |
US7656173B1 (en) * | 2006-04-27 | 2010-02-02 | Utac Thai Limited | Strip socket having a recessed portions in the base to accept bottom surface of packaged semiconductor devices mounted on a leadframe for testing and burn-in |
US8460970B1 (en) | 2006-04-28 | 2013-06-11 | Utac Thai Limited | Lead frame ball grid array with traces under die having interlocking features |
US8492906B2 (en) | 2006-04-28 | 2013-07-23 | Utac Thai Limited | Lead frame ball grid array with traces under die |
US8487451B2 (en) | 2006-04-28 | 2013-07-16 | Utac Thai Limited | Lead frame land grid array with routing connector trace under unit |
US8310060B1 (en) | 2006-04-28 | 2012-11-13 | Utac Thai Limited | Lead frame land grid array |
US8461694B1 (en) | 2006-04-28 | 2013-06-11 | Utac Thai Limited | Lead frame ball grid array with traces under die having interlocking features |
JP4458077B2 (en) * | 2006-08-21 | 2010-04-28 | ヤマハ株式会社 | Chip socket for inspection |
US8125077B2 (en) | 2006-09-26 | 2012-02-28 | Utac Thai Limited | Package with heat transfer |
US8013437B1 (en) | 2006-09-26 | 2011-09-06 | Utac Thai Limited | Package with heat transfer |
KR100822281B1 (en) * | 2006-11-29 | 2008-04-16 | 미래산업 주식회사 | Carrier module for semiconductior test handler |
US9761435B1 (en) | 2006-12-14 | 2017-09-12 | Utac Thai Limited | Flip chip cavity package |
US9711343B1 (en) | 2006-12-14 | 2017-07-18 | Utac Thai Limited | Molded leadframe substrate semiconductor package |
US7790512B1 (en) | 2007-11-06 | 2010-09-07 | Utac Thai Limited | Molded leadframe substrate semiconductor package |
CN101452030B (en) * | 2007-11-28 | 2012-07-04 | 京元电子股份有限公司 | Test device with switching element on socket substrate |
US7857646B2 (en) * | 2008-05-02 | 2010-12-28 | Micron Technology, Inc. | Electrical testing apparatus having masked sockets and associated systems and methods |
US8063470B1 (en) | 2008-05-22 | 2011-11-22 | Utac Thai Limited | Method and apparatus for no lead semiconductor package |
JP2009294187A (en) | 2008-06-09 | 2009-12-17 | Fujitsu Microelectronics Ltd | Component for testing device of electronic component, and test method |
JP5073599B2 (en) * | 2008-07-08 | 2012-11-14 | ルネサスエレクトロニクス株式会社 | Semiconductor chip inspection jig, inspection apparatus and inspection method, and semiconductor device manufacturing method |
US9947605B2 (en) | 2008-09-04 | 2018-04-17 | UTAC Headquarters Pte. Ltd. | Flip chip cavity package |
JP2010151794A (en) * | 2008-11-27 | 2010-07-08 | Panasonic Corp | Electronic component tester |
US8334764B1 (en) | 2008-12-17 | 2012-12-18 | Utac Thai Limited | Method and apparatus to prevent double semiconductor units in test socket |
US8569877B2 (en) * | 2009-03-12 | 2013-10-29 | Utac Thai Limited | Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide |
US9449900B2 (en) * | 2009-07-23 | 2016-09-20 | UTAC Headquarters Pte. Ltd. | Leadframe feature to minimize flip-chip semiconductor die collapse during flip-chip reflow |
US8368189B2 (en) | 2009-12-04 | 2013-02-05 | Utac Thai Limited | Auxiliary leadframe member for stabilizing the bond wire process |
US9355940B1 (en) | 2009-12-04 | 2016-05-31 | Utac Thai Limited | Auxiliary leadframe member for stabilizing the bond wire process |
US8575732B2 (en) | 2010-03-11 | 2013-11-05 | Utac Thai Limited | Leadframe based multi terminal IC package |
US8871571B2 (en) | 2010-04-02 | 2014-10-28 | Utac Thai Limited | Apparatus for and methods of attaching heat slugs to package tops |
KR100989673B1 (en) | 2010-04-23 | 2010-10-26 | 지에프텍 주식회사 | Test socket for small outline package ic |
CN101975921A (en) * | 2010-09-29 | 2011-02-16 | 上海天臣威讯信息技术有限公司 | Chip test board and test method, and DFN packaging device test board and test method |
CN103326231B (en) * | 2012-03-20 | 2015-06-24 | 山东浪潮华光光电子股份有限公司 | Semiconductor laser aging method and fixing clamp |
CN102650676A (en) * | 2012-05-02 | 2012-08-29 | 威力盟电子(苏州)有限公司 | LED testing device and LED testing method |
US9449905B2 (en) | 2012-05-10 | 2016-09-20 | Utac Thai Limited | Plated terminals with routing interconnections semiconductor device |
US9029198B2 (en) | 2012-05-10 | 2015-05-12 | Utac Thai Limited | Methods of manufacturing semiconductor devices including terminals with internal routing interconnections |
US9006034B1 (en) | 2012-06-11 | 2015-04-14 | Utac Thai Limited | Post-mold for semiconductor package having exposed traces |
EP2677326A1 (en) * | 2012-06-18 | 2013-12-25 | Multitest elektronische Systeme GmbH | Device for testing electronic components |
TWM461699U (en) * | 2013-02-06 | 2013-09-11 | Jim Technology Co Ltd | Signal adjustment device of oxygen sensor |
US10242953B1 (en) | 2015-05-27 | 2019-03-26 | Utac Headquarters PTE. Ltd | Semiconductor package with plated metal shielding and a method thereof |
US10242934B1 (en) | 2014-05-07 | 2019-03-26 | Utac Headquarters Pte Ltd. | Semiconductor package with full plating on contact side surfaces and methods thereof |
US10032645B1 (en) | 2015-11-10 | 2018-07-24 | UTAC Headquarters Pte. Ltd. | Semiconductor package with multiple molding routing layers and a method of manufacturing the same |
US10338131B2 (en) * | 2015-11-24 | 2019-07-02 | Texas Instruments Incorporated | System and method for high voltage stress testing plurality of parallel units |
CN105489544B (en) * | 2016-01-12 | 2018-05-29 | 惠州Tcl移动通信有限公司 | The method and its required plant tin fixture that gluing integrated circuit recycles |
DE102016001425B4 (en) | 2016-02-10 | 2019-08-14 | Tdk-Micronas Gmbh | Test matrix adapter device |
CN107300668A (en) * | 2016-04-14 | 2017-10-27 | 深圳市三联光智能设备股份有限公司 | Paster touch-switch mechanism for testing and paster touch-switch braider |
US10276477B1 (en) | 2016-05-20 | 2019-04-30 | UTAC Headquarters Pte. Ltd. | Semiconductor package with multiple stacked leadframes and a method of manufacturing the same |
CN109884502A (en) * | 2019-03-06 | 2019-06-14 | 长江存储科技有限责任公司 | Chip detecting method and device, system, control equipment and storage medium |
KR102088699B1 (en) * | 2019-12-09 | 2020-03-13 | 장병철 | Method for a surface mount integrated circuit package |
KR102077471B1 (en) * | 2019-12-09 | 2020-02-14 | 장병철 | Test Sockets for Surface-Mount Integrated Circuit Packages |
CN114325001B (en) * | 2021-12-31 | 2023-04-18 | 苏州英世米半导体技术有限公司 | Novel flip chip test seat |
KR102568131B1 (en) * | 2023-02-06 | 2023-08-18 | 주식회사 비이링크 | Socket |
US20240302426A1 (en) * | 2023-03-08 | 2024-09-12 | Infineon Technologies Ag | Semiconductor Device Testing with Lead Extender |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60195465A (en) * | 1984-03-19 | 1985-10-03 | Hitachi Ltd | Characteristic inspecting device and characteristic inspecting method |
US5006792A (en) * | 1989-03-30 | 1991-04-09 | Texas Instruments Incorporated | Flip-chip test socket adaptor and method |
US5495179A (en) * | 1991-06-04 | 1996-02-27 | Micron Technology, Inc. | Carrier having interchangeable substrate used for testing of semiconductor dies |
US5559444A (en) * | 1991-06-04 | 1996-09-24 | Micron Technology, Inc. | Method and apparatus for testing unpackaged semiconductor dice |
US5227717A (en) * | 1991-12-03 | 1993-07-13 | Sym-Tek Systems, Inc. | Contact assembly for automatic test handler |
US5483174A (en) * | 1992-06-10 | 1996-01-09 | Micron Technology, Inc. | Temporary connection of semiconductor die using optical alignment techniques |
KR960000793B1 (en) * | 1993-04-07 | 1996-01-12 | 삼성전자주식회사 | Manufacturing method of known good die array |
KR960011265B1 (en) * | 1993-06-25 | 1996-08-21 | 삼성전자 주식회사 | Test socket for no good die array |
US5633122A (en) * | 1993-08-16 | 1997-05-27 | Micron Technology, Inc. | Test fixture and method for producing a test fixture for testing unpackaged semiconductor die |
US5572140A (en) * | 1993-08-25 | 1996-11-05 | Sunright Limited | Reusable carrier for burn-in/testing on non packaged die |
JP2908747B2 (en) * | 1996-01-10 | 1999-06-21 | 三菱電機株式会社 | IC socket |
US5721496A (en) * | 1996-01-23 | 1998-02-24 | Micron Technology, Inc. | Method and apparatus for leak checking unpackaged semiconductor dice |
-
1996
- 1996-05-10 KR KR1019960015463A patent/KR0175268B1/en not_active IP Right Cessation
-
1997
- 1997-05-03 DE DE19718870A patent/DE19718870B4/en not_active Expired - Lifetime
- 1997-05-04 CN CN97104304A patent/CN1103495C/en not_active Expired - Lifetime
- 1997-05-06 JP JP9115798A patent/JP3014338B2/en not_active Expired - Fee Related
- 1997-05-09 US US08/853,906 patent/US5990692A/en not_active Expired - Lifetime
- 1997-07-22 TW TW086106157A patent/TW455977B/en not_active IP Right Cessation
Cited By (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100339981C (en) * | 2002-08-26 | 2007-09-26 | 日月光半导体制造股份有限公司 | Packaging base plate having concave-convex side |
CN100388446C (en) * | 2004-06-02 | 2008-05-14 | 鸿骐昶驎科技股份有限公司 | Sticking and positioning technology based system and method for chip substrate packaging |
CN102253251B (en) * | 2004-09-03 | 2014-04-02 | 塞莱敦体系股份有限公司 | Replaceable probe apparatus for probing semiconductor wafer |
CN102253251A (en) * | 2004-09-03 | 2011-11-23 | 塞莱敦体系股份有限公司 | Replaceable probe apparatus for probing semiconductor wafer |
CN1328779C (en) * | 2004-09-21 | 2007-07-25 | 威盛电子股份有限公司 | Detecting clamp and its top cover |
CN100397962C (en) * | 2004-10-26 | 2008-06-25 | 赵建铭 | Semiconductor component package and its packaging method |
CN102565652A (en) * | 2010-12-30 | 2012-07-11 | 展晶科技(深圳)有限公司 | Detection device and detection method of encapsulation structure of light-emitting diode |
CN102751226A (en) * | 2011-04-20 | 2012-10-24 | 株式会社爱德万测试 | Test carrier and board assembly |
CN102654558A (en) * | 2012-05-03 | 2012-09-05 | 威力盟电子(苏州)有限公司 | Light-emitting diode (LED) testing device |
US9395404B2 (en) | 2012-12-14 | 2016-07-19 | Infineon Technologies Ag | Method for testing semiconductor chips or semiconductor chip modules |
CN103983911A (en) * | 2012-12-14 | 2014-08-13 | 英飞凌科技股份有限公司 | Method for testing semiconductor chips or semiconductor chip modules |
CN103453924A (en) * | 2013-09-18 | 2013-12-18 | 镇江艾科半导体有限公司 | Semiconductor chip test baseboard |
CN104464583A (en) * | 2014-12-09 | 2015-03-25 | 合肥鑫晟光电科技有限公司 | Lighting detection device and method |
CN107369632A (en) * | 2017-07-12 | 2017-11-21 | 欧阳慧琳 | A kind of method for testing reliability and system of unencapsulated power device chip |
CN107589279A (en) * | 2017-08-11 | 2018-01-16 | 中国人民解放军63686部队 | The test adaptor device of small spacing junction block |
CN107589279B (en) * | 2017-08-11 | 2020-01-14 | 中国人民解放军63686部队 | Test adapter of small-spacing wire holder |
CN111103444A (en) * | 2018-10-29 | 2020-05-05 | 三赢科技(深圳)有限公司 | Detection device |
CN112098049A (en) * | 2019-05-31 | 2020-12-18 | 爱德万测试株式会社 | Test apparatus, test method, and computer-readable medium |
US11293966B2 (en) | 2019-05-31 | 2022-04-05 | Advantest Corporation | Test apparatus for determining pass or fail of LEDs, test method and computer-readable medium |
CN111696880A (en) * | 2020-06-15 | 2020-09-22 | 西安微电子技术研究所 | Bare chip KGD screening method based on TSV silicon wafer reconstruction |
CN111696880B (en) * | 2020-06-15 | 2021-08-20 | 西安微电子技术研究所 | Bare chip KGD screening method based on TSV silicon wafer reconstruction |
CN111696879B (en) * | 2020-06-15 | 2021-08-31 | 西安微电子技术研究所 | Bare chip KGD screening method based on switching substrate |
CN111696879A (en) * | 2020-06-15 | 2020-09-22 | 西安微电子技术研究所 | Bare chip KGD screening method based on switching substrate |
US11800619B2 (en) | 2021-01-21 | 2023-10-24 | Advantest Corporation | Test apparatus, test method, and computer-readable storage medium |
US11788885B2 (en) | 2021-02-26 | 2023-10-17 | Advantest Corporation | Test apparatus, test method, and computer-readable storage medium |
CN113770068A (en) * | 2021-11-11 | 2021-12-10 | 成都英思嘉半导体技术有限公司 | Automatic testing device and method for high-speed radio frequency chip |
CN113770068B (en) * | 2021-11-11 | 2022-01-25 | 成都英思嘉半导体技术有限公司 | Automatic testing device and method for high-speed radio frequency chip |
Also Published As
Publication number | Publication date |
---|---|
US5990692A (en) | 1999-11-23 |
KR0175268B1 (en) | 1999-04-01 |
DE19718870B4 (en) | 2005-07-07 |
DE19718870A1 (en) | 1997-11-13 |
KR970077411A (en) | 1997-12-12 |
CN1103495C (en) | 2003-03-19 |
JP3014338B2 (en) | 2000-02-28 |
JPH1090350A (en) | 1998-04-10 |
TW455977B (en) | 2001-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1103495C (en) | Testing apparatus for non-packaged semiconductor chip | |
JP2960649B2 (en) | Test assembly for KGD array | |
US5408190A (en) | Testing apparatus having substrate interconnect for discrete die burn-in for nonpackaged die | |
KR101411565B1 (en) | Apparatus and method of testing singulated dies | |
US5367253A (en) | Clamped carrier for testing of semiconductor dies | |
US5534784A (en) | Method for probing a semiconductor wafer | |
KR960000793B1 (en) | Manufacturing method of known good die array | |
KR960008514B1 (en) | Test socket and manufacturing method of known good die using that | |
US5721496A (en) | Method and apparatus for leak checking unpackaged semiconductor dice | |
CN1798977A (en) | Planarizing and testing of bga packages | |
CN109962147A (en) | A kind of metal substrate LED core chip package with pooling feature | |
US6433410B2 (en) | Semiconductor device tester and method of testing semiconductor device | |
US6004833A (en) | Method for constructing a leadless array package | |
JP2846813B2 (en) | Burn-in socket and burn-in test method using the same | |
US20010024118A1 (en) | Bondpad attachments having self-limiting properties for penetration of semiconductor die | |
TW202318014A (en) | Testing device and testing method for packaging array substrate | |
US6433565B1 (en) | Test fixture for flip chip ball grid array circuits | |
US5455518A (en) | Test apparatus for integrated circuit die | |
KR950012291B1 (en) | Test socket and known good die | |
US6365437B2 (en) | Method of connecting a die in an integrated circuit module | |
KR0125970B1 (en) | Test socket for known-good die | |
KR100264907B1 (en) | Apparatus for testing semiconduc tor dice | |
KR950014752B1 (en) | Known good die array producting method | |
JPH10115659A (en) | Jig for bare chip test | |
JP3131917B2 (en) | Test equipment for burn-in test of semiconductor die |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CX01 | Expiry of patent term |
Granted publication date: 20030319 |
|
CX01 | Expiry of patent term |