CN116325175B - 半导体装置以及半导体装置的制造方法 - Google Patents
半导体装置以及半导体装置的制造方法 Download PDFInfo
- Publication number
- CN116325175B CN116325175B CN202080105187.5A CN202080105187A CN116325175B CN 116325175 B CN116325175 B CN 116325175B CN 202080105187 A CN202080105187 A CN 202080105187A CN 116325175 B CN116325175 B CN 116325175B
- Authority
- CN
- China
- Prior art keywords
- trench
- gate
- termination
- insulating film
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/01—Manufacture or treatment
- H10D12/031—Manufacture or treatment of IGBTs
- H10D12/032—Manufacture or treatment of IGBTs of vertical IGBTs
- H10D12/038—Manufacture or treatment of IGBTs of vertical IGBTs having a recessed gate, e.g. trench-gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
- H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
- H10D30/0297—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs using recessing of the gate electrodes, e.g. to form trench gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
- H10D30/665—Vertical DMOS [VDMOS] FETs having edge termination structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/66—Vertical DMOS [VDMOS] FETs
- H10D30/668—Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
- H10D62/106—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
- H10D62/107—Buried supplementary regions, e.g. buried guard rings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
- H10D62/832—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
- H10D62/8325—Silicon carbide
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/517—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers
- H10D64/519—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers characterised by their top-view geometrical layouts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
- H10D12/461—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
- H10D12/481—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
Landscapes
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2020/037139 WO2022070304A1 (ja) | 2020-09-30 | 2020-09-30 | 半導体装置および半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN116325175A CN116325175A (zh) | 2023-06-23 |
| CN116325175B true CN116325175B (zh) | 2024-12-03 |
Family
ID=80951544
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202080105187.5A Active CN116325175B (zh) | 2020-09-30 | 2020-09-30 | 半导体装置以及半导体装置的制造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20230246101A1 (https=) |
| JP (1) | JP7330392B2 (https=) |
| CN (1) | CN116325175B (https=) |
| DE (1) | DE112020007650T5 (https=) |
| WO (1) | WO2022070304A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117038732B (zh) * | 2023-07-15 | 2024-09-27 | 湖北九峰山实验室 | 一种宽禁带半导体沟槽mosfet器件及其制作方法 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107644902A (zh) * | 2016-07-22 | 2018-01-30 | 三垦电气株式会社 | 半导体装置 |
| CN110828420A (zh) * | 2018-08-08 | 2020-02-21 | 英飞凌科技奥地利有限公司 | 用于在垂直功率器件中减小接触注入物向外扩散的氧插入的Si层 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6838722B2 (en) | 2002-03-22 | 2005-01-04 | Siliconix Incorporated | Structures of and methods of fabricating trench-gated MIS devices |
| US6861701B2 (en) * | 2003-03-05 | 2005-03-01 | Advanced Analogic Technologies, Inc. | Trench power MOSFET with planarized gate bus |
| DE102005008354B4 (de) * | 2005-02-23 | 2007-12-27 | Infineon Technologies Austria Ag | Halbleiterbauteil sowie Verfahren zu dessen Herstellung |
| JP2010251422A (ja) | 2009-04-13 | 2010-11-04 | Renesas Electronics Corp | 半導体装置及びその製造方法 |
| US8319282B2 (en) * | 2010-07-09 | 2012-11-27 | Infineon Technologies Austria Ag | High-voltage bipolar transistor with trench field plate |
| JP6135181B2 (ja) * | 2013-02-26 | 2017-05-31 | サンケン電気株式会社 | 半導体装置 |
| DE112015004374B4 (de) | 2014-09-26 | 2019-02-14 | Mitsubishi Electric Corporation | Halbleitervorrichtung |
| CN107683530B (zh) * | 2015-06-09 | 2020-08-18 | 三菱电机株式会社 | 电力用半导体装置 |
| JP6967907B2 (ja) * | 2017-08-07 | 2021-11-17 | ルネサスエレクトロニクス株式会社 | 半導体装置及び半導体装置の製造方法 |
| TWI684276B (zh) * | 2019-01-11 | 2020-02-01 | 力源半導體股份有限公司 | 溝渠式功率電晶體及其製作方法 |
-
2020
- 2020-09-30 DE DE112020007650.4T patent/DE112020007650T5/de not_active Withdrawn
- 2020-09-30 JP JP2022553298A patent/JP7330392B2/ja active Active
- 2020-09-30 US US18/018,894 patent/US20230246101A1/en not_active Abandoned
- 2020-09-30 WO PCT/JP2020/037139 patent/WO2022070304A1/ja not_active Ceased
- 2020-09-30 CN CN202080105187.5A patent/CN116325175B/zh active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107644902A (zh) * | 2016-07-22 | 2018-01-30 | 三垦电气株式会社 | 半导体装置 |
| CN110828420A (zh) * | 2018-08-08 | 2020-02-21 | 英飞凌科技奥地利有限公司 | 用于在垂直功率器件中减小接触注入物向外扩散的氧插入的Si层 |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2022070304A1 (ja) | 2022-04-07 |
| CN116325175A (zh) | 2023-06-23 |
| JPWO2022070304A1 (https=) | 2022-04-07 |
| DE112020007650T5 (de) | 2023-07-13 |
| US20230246101A1 (en) | 2023-08-03 |
| JP7330392B2 (ja) | 2023-08-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9614029B2 (en) | Trench-gate type semiconductor device and manufacturing method therefor | |
| CN109638069B (zh) | 半导体装置 | |
| JP7786512B2 (ja) | 半導体装置 | |
| TWI500151B (zh) | 用於半導體裝置的溝槽遮罩結構和方法 | |
| TWI463660B (zh) | 具有溝槽遮罩電極結構的半導體裝置 | |
| CN101764160B (zh) | 半导体装置 | |
| US8748977B2 (en) | Semiconductor device and method for producing same | |
| JP7643621B2 (ja) | 半導体装置 | |
| CN112466922B (zh) | 半导体装置 | |
| US11489047B2 (en) | Semiconductor device and method of manufacturing the same | |
| CN112466923B (zh) | 半导体装置 | |
| US20250185285A1 (en) | Semiconductor device and manufacturing method of semiconductor device | |
| US20210320171A1 (en) | Superjunction semiconductor device and method of manufacturing superjunction semiconductor device | |
| JP2020129624A (ja) | 半導体装置および半導体装置の製造方法 | |
| JP2021170625A (ja) | 超接合半導体装置および超接合半導体装置の製造方法 | |
| JP7243173B2 (ja) | 半導体装置および半導体装置の製造方法 | |
| CN116325175B (zh) | 半导体装置以及半导体装置的制造方法 | |
| JP3329973B2 (ja) | 半導体装置およびその製造方法 | |
| CN120457788A (zh) | 半导体装置以及半导体装置的制造方法 | |
| RU2702405C1 (ru) | Полупроводниковое устройство | |
| CN112219282B (zh) | 半导体装置和半导体装置的制造方法 | |
| JP7851428B2 (ja) | 半導体装置、および、半導体装置の製造方法 | |
| JP2007053226A (ja) | 半導体装置およびその製造方法 | |
| US20250022924A1 (en) | Semiconductor device | |
| WO2024053022A1 (ja) | 半導体装置およびその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |