CN116134164A - 半导体装置 - Google Patents

半导体装置 Download PDF

Info

Publication number
CN116134164A
CN116134164A CN202180060389.7A CN202180060389A CN116134164A CN 116134164 A CN116134164 A CN 116134164A CN 202180060389 A CN202180060389 A CN 202180060389A CN 116134164 A CN116134164 A CN 116134164A
Authority
CN
China
Prior art keywords
heat sink
solder
terminal
mass
main electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202180060389.7A
Other languages
English (en)
Inventor
山岸哲人
坂本善次
海津瞭一
稻叶祐树
吉川弘起
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Corp
Original Assignee
Denso Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Denso Corp filed Critical Denso Corp
Publication of CN116134164A publication Critical patent/CN116134164A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • H01L23/3675Cooling facilitated by shape of device characterised by the shape of the housing
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/22Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
    • B23K35/24Selection of soldering or welding materials proper
    • B23K35/26Selection of soldering or welding materials proper with the principal constituent melting at less than 400 degrees C
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/22Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
    • B23K35/24Selection of soldering or welding materials proper
    • B23K35/26Selection of soldering or welding materials proper with the principal constituent melting at less than 400 degrees C
    • B23K35/262Sn as the principal constituent
    • CCHEMISTRY; METALLURGY
    • C22METALLURGY; FERROUS OR NON-FERROUS ALLOYS; TREATMENT OF ALLOYS OR NON-FERROUS METALS
    • C22CALLOYS
    • C22C13/00Alloys based on tin
    • C22C13/02Alloys based on tin with antimony or bismuth as the next major constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/52Mounting semiconductor bodies in containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • H01L23/49513Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49537Plurality of lead frames mounted in one device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49562Geometry of the lead-frame for devices being provided for in H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49568Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49575Assemblies of semiconductor devices on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2101/00Articles made by soldering, welding or cutting
    • B23K2101/36Electric or electronic devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • H01L2224/292Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29201Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29211Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • H01L2224/292Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29201Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29213Bismuth [Bi] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • H01L2224/292Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29217Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/2922Antimony [Sb] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • H01L2224/292Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29238Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29247Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • H01L2224/292Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29238Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29255Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • H01L2224/292Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29238Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29257Cobalt [Co] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01027Cobalt [Co]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01051Antimony [Sb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01083Bismuth [Bi]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1027IV
    • H01L2924/10272Silicon Carbide [SiC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12032Schottky diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02PCONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
    • H02P27/00Arrangements or methods for the control of AC motors characterised by the kind of supply voltage
    • H02P27/04Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage
    • H02P27/06Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage using dc to ac converters or inverters
    • H02P27/08Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage using dc to ac converters or inverters with pulse width modulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Mechanical Engineering (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Die Bonding (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

半导体装置具备:半导体芯片(30),在SiC衬底中形成有元件;热沉(40、50)及接线端(60),是以夹着半导体芯片(30)的方式配置的散热部件;以及焊料(90、91、92),介于半导体芯片与散热部件之间而形成接合部。焊料(90、91)是以下的合金组分的无铅焊料:以3.2~3.8质量%包含Ag,以0.6~0.8质量%包含Cu,以0.01~0.2质量%包含Ni;并且,如果设Sb的含量为x质量%,设Bi的含量为y质量%,则以满足x+2y≤11质量%、x+14y≤42质量%及x≥5.1质量%的方式包含Sb和Bi;进而,以0.001~0.3质量%包含Co,以0.001~0.2质量%包含P;其余部分由Sn构成。

Description

半导体装置
关联申请的相互参照
本申请基于2020年7月31日在日本提出申请的日本专利申请第2020-129952号,通过参照整体引用基础申请的内容。
技术领域
本说明书中的公开涉及半导体装置。
背景技术
专利文献1公开了以夹着半导体芯片的方式配置有散热部件的两面散热构造的半导体装置。现有技术文献的记载内容作为该说明书中的技术要素的说明而通过参照被引用。
现有技术文献
专利文献
专利文献1:日本特开2004-296837号公报
发明内容
近年来,SiC在与Si相比具备绝缘击穿电场及带隙大、导热率高、电子饱和速度快的特性的方面受到关注。但是,SiC的杨氏模量较大,是Si的约3倍。因此,在两面散热构造的半导体装置中,如果在半导体芯片中使用SiC衬底,则有可能在接合部件、半导体芯片中产生裂纹等。根据上述的观点或没有言及的其他观点,对于半导体装置要求进一步的改良。
本公开的一个目的在于,提供在半导体芯片中使用了SiC衬底的情况下也适合的半导体装置。
这里公开的半导体装置,具备:半导体芯片,具有形成有元件的SiC衬底、形成在SiC衬底的一面的第1主电极、以及形成在SiC衬底的背面的第2主电极,上述背面是在板厚方向上与一面相反的面;第1散热部件及第2散热部件,是以夹着半导体芯片的方式配置的散热部件,上述第1散热部件配置在一面侧,与第1主电极连接,上述第2散热部件配置在背面侧,与第2主电极连接;以及接合部件,分别介于第1主电极与第1散热部件之间以及第2主电极与第2散热部件之间,形成接合部;接合部件的至少一个是以下的合金组成分的无铅焊料:以3.2~3.8质量%含有Ag,以0.6~0.8质量%含有Cu,以0.01~0.2质量%含有Ni;并且,如果设Sb的含量为x质量%,设Bi的含量为y质量%,则以满足x+2y≤11质量%、x+14y≤42质量%、以及x≥5.1质量%的方式含有Sb和Bi;进而,以0.001~0.3质量%含有Co,以0.001~0.2质量%含有P;其余部分由Sn构成。
上述的合金组分的无铅焊料耐蠕变性优异。因而,能够抑制半导体芯片的变形,进而使半导体装置高寿命化。此外,即使作用基于半导体芯片和散热部件的线膨胀系数差的热应力,也能够维持高连接可靠性。由此,适合于在半导体芯片中使用SiC衬底的两面散热构造的半导体装置。
本说明书中公开的多个形态为了达成各自的目的而采用相互不同的技术手段。权利要求及其项目中记载的括号内的标号例示性地表示与后述实施方式的部分的对应关系,并不意欲限定技术范围。本说明书所公开的目的、特征及效果通过参照后续的详细说明及附图会更加明确。
附图说明
图1是表示应用了第1实施方式的半导体装置的车辆的驱动系统的概略结构的图。
图2是表示第1实施方式的半导体装置的平面图。
图3是省略了封固树脂体的平面图。
图4是沿着图2的IV-IV线的剖视图。
图5是沿着图2的V-V线的剖视图。
图6是用来说明无铅焊料的图。
图7是表示无铅焊料的配置的剖视图。
图8是表示焊料应变的模拟结果的图。
图9是在第2实施方式的半导体装置中表示无铅焊料的配置的剖视图。
图10是表示在元件上的电极及焊料中发生的应变的模拟结果的图。
图11是表示焊料的导热率、热阻及焊料厚度的关系的图。
图12是表示第3实施方式的半导体装置的剖视图。
图13是表示变形例的剖视图。
具体实施方式
以下,基于附图说明多个实施方式。在多个实施方式中,有对于在功能上及/或构造上对应的部分及/或建立关联的部分赋予相同标号的情况。关于对应的部分及/或建立关联的部分,能够参照其他实施方式的说明。
本实施方式的半导体装置例如应用于以旋转电机为驱动源的移动体的电力变换装置。移动体例如是电动汽车(EV)、混合动力汽车(HV)、燃料电池车(FCV)等电动车辆、无人机等飞行体、船舶、建设机械、农业机械。以下,对应用于车辆的例子进行说明。
(第1实施方式)
首先,基于图1对车辆的驱动系统的概略结构进行说明。
<车辆的驱动系统>
如图1所示,车辆的驱动系统1具备直流电源2、电动发电机3和电力变换装置4。
直流电源2是由可充放电的二次电池构成的直流电压源。二次电池例如是锂离子电池、镍氢电池。电动发电机3是三相交流式的旋转电机。电动发电机3作为车辆的行驶驱动源即电动机发挥功能。电动发电机3在再生时作为发电机发挥功能。电力变换装置4在直流电源2与电动发电机3之间进行电力变换。
<电力变换装置>
接着,基于图1对电力变换装置4的电路结构进行说明。电力变换装置4具备平滑电容器5和逆变器6。
平滑电容器5主要将从直流电源2供给的直流电压平滑化。平滑电容器5连接于作为高电位侧的电力线的P线7和作为低电位侧的电力线的N线8。P线7连接于直流电源2的正极,N线8连接于直流电源2的负极。平滑电容器5的正极在直流电源2与逆变器6之间连接于P线7。同样,负极在直流电源2与逆变器6之间连接于N线8。平滑电容器5与直流电源2并联地连接。
逆变器6是DC-AC变换电路。逆变器6按照未图示的控制电路的开关控制,将直流电压变换为三相交流电压,向电动发电机3输出。由此,电动发电机3进行驱动以产生规定的转矩。在车辆的再生制动时,逆变器6将受到来自车轮的旋转力从而电动发电机3发出的三相交流电压按照控制电路的开关控制变换为直流电压,向P线7输出。这样,逆变器6在直流电源2与电动发电机3之间进行双向的电力变换。
逆变器6具备三相的上下臂电路9而构成。有将上下臂电路9称作腿的情况。上下臂电路9分别具有上臂9H和下臂9L。上臂9H和下臂9L以上臂9H为P线7侧,在P线7与N线8之间串联连接。上臂9H与下臂9L的连接点经由输出线10连接到电动发电机3的对应的相的绕组3a。逆变器6具有6个臂。
各臂具有作为开关元件的MOSFET11、和二极管12。二极管12为了续流而与MOSFET11反并联地连接。二极管12既可以是MOSFET11的寄生二极管(体二极管),也可以与寄生二极管不同地设置。
本实施方式的MOSFET11是n沟道型。在MOSFET11中,漏极是高电位侧的主电极,源极是低电位侧的主电极。在上臂9H中,漏极与P线7连接。在下臂9L中,源极与N线8连接。上臂9H侧的源极和下臂9L侧的漏极相互连接。二极管12的阳极与对应的MOSFET11的源极连接,阴极与漏极连接。
电力变换装置4作为电力变换电路也可以还具备变换器(converter)。变换器是将直流电压变换为不同值的直流电压的DC-DC变换电路。变换器设在直流电源2与平滑电容器5之间。变换器例如具备电抗器和上述的上下臂电路9而构成。电力变换装置4也可以具备将来自直流电源2的电源噪声除去的滤波电容器。滤波电容器设在直流电源2与变换器之间。
电力变换装置4也可以具备构成逆变器6等的开关元件的驱动电路。驱动电路基于控制电路的驱动指令,向对应的臂的MOSFET11的栅极供给驱动电压。驱动电路通过驱动电压的施加,使对应的MOSFET驱动即导通(on)驱动、截止(off)驱动。有将驱动电路称作驱动器的情况。
电力变换装置4也可以具备开关元件的控制电路。控制电路生成用来使MOSFET11动作的驱动指令,向驱动电路输出。控制电路基于从未图示的上位ECU输入的转矩请求、由各种传感器检测到的信号,生成驱动指令。作为各种传感器,例如有电流传感器、旋转角传感器、电压传感器。电流传感器检测流过各相的绕组3a的相电流。旋转角传感器检测电动发电机3的转子的旋转角。电压传感器检测平滑电容器5的两端电压。控制电路作为驱动指令而输出例如PWM信号。控制电路例如具备微机(微型计算机)而构成。ECU是ElectronicControl Unit的简称。PWM是Pulse Width Modulation的简称。
<半导体装置>
接着,基于图2~图5对半导体装置的概略结构进行说明。图2是表示半导体装置的平面图。图3是为了在半导体装置中表示封固树脂体的内部构造而相对于图2省略了封固树脂体的图。图4是沿着图2的IV-IV线的剖视图。图5是沿着图2的V-V线的剖视图。
以下,对于构成半导体装置的要素的一部分,在标号末尾赋予表示上臂9H侧的“H”,赋予表示下臂9L侧的“L”。对于要素的另一部分,为了方便而在上臂9H和下臂9L中赋予共通的标号。
此外,设SiC衬底(半导体芯片)的板厚方向为Z方向。设与Z方向正交的一个方向为X方向。设与Z方向及X方向的两方向正交的方向为Y方向。只要没有特别声明,就将从Z方向平面观察到的形状、换言之沿着由X方向及Y方向规定的XY面的形状设为平面形状。此外,将Z方向上的平面视图简单表示为平面视图。
如图2~图5所示,半导体装置15具备封固树脂体20、半导体芯片30、热沉40、50、接线端60、接头部70、71、72、主端子80和信号端子85。半导体装置15构成一相的上下臂电路9。
封固树脂体20将构成半导体装置15的其他要素的一部分封固。其他要素的其余的部分露出到封固树脂体20之外。封固树脂体20例如以环氧类树脂为材料。封固树脂体20例如通过转移模塑法成形。如图2所示,封固树脂体20平面形状大致为矩形。封固树脂体20具有一面20a和在Z方向上与一面20a相反的背面20b。一面20a及背面20b例如是平坦面。
半导体芯片30在以碳化硅(SiC)为材料的半导体衬底即SiC衬底31中形成有纵型元件。有将半导体芯片30称作半导体元件的情况。纵型元件构成为,在半导体芯片30(SiC衬底31)的板厚方向即Z方向上流过主电流。本实施方式的纵型元件是构成一个臂的MOSFET11及二极管12。二极管12是MOSFET11的寄生二极管。也可以将二极管12构成在与MOSFET11不同的芯片中。
在SiC衬底31,形成有未图示的栅极电极。栅极电极例如呈沟槽构造。半导体芯片30在SiC衬底31的各个板面具有主电极。具体而言,作为主电极,在SiC衬底31的一面侧具有漏极电极32D,在与一面相反的面即背面侧具有源极电极32S。SiC衬底31的一面是封固树脂体20的一面20a侧的面。漏极电极32D兼作二极管的阴极电极。源极电极32S兼作二极管的阳极电极。漏极电极32D相当于第1主电极,源极电极32S相当于第2主电极。
SiC衬底31(半导体芯片30)平面形状大致为矩形。半导体芯片30在SiC衬底31的背面具有形成在与源极电极32S不同的位置的多个焊盘32P。源极电极32S及焊盘32P从未图示的保护膜分别露出。漏极电极32D形成在SiC衬底31的一面的大致整个面。源极电极32S形成在SiC衬底31的背面的一部分。源极电极32S与作为纵型元件的形成区域的有源区域对应而形成。在平面视图中,漏极电极32D面积比源极电极32S大。源极电极32S平面形状大致为矩形。
焊盘32P是信号用的电极。焊盘32P与源极电极32S电分离。焊盘32P在Y方向上形成在与源极电极32S的形成区域相反侧的端部。焊盘32P与源极电极32S在Y方向上排列设置。
焊盘32P包括栅极电极用的焊盘。本实施方式的半导体芯片30具有5个焊盘32P。具体而言,具有栅极电极用、源极电极32S的电位检测用、电流感测用、检测半导体芯片30的温度的感温二极管(感温元件)的阳极电位用、该感温二极管的阴极电位用的焊盘。5个焊盘32P在平面形状大致为矩形的半导体芯片30中统一形成在Y方向的一端侧,并且在X方向上排列形成。
半导体装置15至少具备一个构成上臂9H的半导体芯片30H。同样,至少具备一个构成下臂9L的半导体芯片30L。本实施方式的半导体装置15各具备一个半导体芯片30H、30L。在半导体装置15中,两个半导体芯片30H、30L彼此是同样的结构。半导体芯片30H、30L在X方向上排列。半导体芯片30H、30L在Z方向上配置在大致相同的位置。
热沉40是将半导体芯片30所产生的热散热的散热部件。热沉40在Z方向上配置在半导体芯片30的一面侧,与漏极电极32D连接。热沉40相当于第1散热部件。热沉40与漏极电极32D电连接,也作为布线部件发挥功能。热沉40具有半导体芯片30侧的面即对置面40a、以及与对置面40a相反的面即背面40b。热沉40经由焊料90而与半导体芯片30连接。焊料90介于热沉40的对置面40a与半导体芯片30的漏极电极32D之间,形成焊料接合部。
作为热沉40(第1布线部件),例如能够采用以Cu、Cu合金等为材料的金属板、将多种金属层层叠而成的层叠板、DBC(Direct Bonded Copper)基板等。热沉40可以在表面具备Ni、Au等的镀膜。本实施方式的热沉40是以Cu为材料的金属板。热沉40作为引线框的一部分而构成。热沉40在异形条的引线框中是厚壁部。半导体装置15具备两个热沉40。半导体装置15具备构成上臂9H的热沉40H和构成下臂9L的热沉40L。
如图3所示,热沉40H、40L平面形状大致为矩形。热沉40H、40L在X方向上排列。热沉40H、40L彼此具有大致相同的厚度,在Z方向上彼此配置在大致相同的位置。焊料90分别介于热沉40H的对置面40a与半导体芯片30H的漏极电极32D之间、以及热沉40L的对置面40a与半导体芯片30L的漏极电极32D之间。
热沉40H、40L在Z方向上的平面视图中将对应的半导体芯片30包含在内部。如图4及图5所示,热沉40H、40L的背面40b从封固树脂体20露出。有将背面40b称作散热面、露出面的情况。背面40b与封固树脂体20的背面20b大致共面。热沉40H、40L的背面40b在X方向上排列。
热沉50及接线端60是将半导体芯片30的热散热的散热部件。热沉50及接线端60在Z方向上配置在半导体芯片30的背面侧,与源极电极32S连接。热沉50及接线端60相当于第2散热部件。热沉50及接线端60与源极电极32S电连接,也作为布线部件发挥功能。热沉50及接线端60经由焊料91、92而与源极电极32S连接。
热沉50在Z方向上具有半导体芯片30侧的面即对置面50a以及与对置面50a相反的面即背面50b。接线端60介于热沉50的对置面50a与半导体芯片30的背面之间。接线端60经由焊料91而与半导体芯片30连接。焊料91介于接线端60的一端面与源极电极32S之间,形成焊料接合部。热沉50经由焊料92而与半导体芯片30连接。焊料92介于接线端60的与一端面相反的面和热沉50的对置面50a之间,形成焊料接合部。
作为热沉50,例如能够采用以Cu、Cu合金等为材料的金属板、将多种金属层层叠而成的层叠板、DBC(Direct Bonded Copper)基板等。热沉50可以在表面具备Ni、Au等的镀膜。本实施方式的热沉50是以Cu为材料的金属板。半导体装置15具备两个热沉50。半导体装置15分别具备构成上臂9H的热沉50H和构成下臂9L的热沉50L。
如图2及图3所示,热沉50H、50L平面形状大致为矩形。热沉50H、50L在X方向上排列。热沉50H、50L彼此具有大致相同的厚度,在Z方向上彼此配置在大致相同的位置。热沉50H、50L在Z方向上的平面视图中将对应的半导体芯片30及接线端60包含在内。热沉50H、50L的背面50b从封固树脂体20露出。有将背面50b称作散热面、露出面的情况。背面50b与封固树脂体20的一面20a大致共面。热沉50H、50L的背面50b在X方向上排列。
接线端60位于半导体芯片30与热沉50的导热路径的中途,将半导体芯片30所产生的热向热沉50传递。如上述那样,本实施方式的热沉50提供对于源极电极32S的布线功能。接线端60位于源极电极32S与热沉50的导电路径的中途。有将接线端60称作中继部件的情况。接线端60作为在半导体芯片30的背面与热沉50之间确保规定的距离的衬垫发挥功能。
接线端60是单一金属的金属体、将多种金属层层叠而成的金属体(层叠体)。作为层叠体,可以使用将Cu层和包含Cu的合金层依次层叠的包层材料。也可以代替包含Cu的合金层而采用包含Al的合金层。合金层也可以除了Cu或Al以外还包含Cr或Mo。本实施方式的接线端60是在平面视图中具有比源极电极32S稍小的大小的平面形状大致为矩形的柱状体。接线端60可以在表面具备镀膜。
半导体装置15具备两个接线端60。半导体装置15具备构成上臂9H的接线端60H和构成下臂9L的接线端60L。在接线端60H、60L与对应的半导体芯片30H的源极电极32S之间,分别形成有由焊料91形成的接合部。同样,在接线端60H、60L与对应的热沉50H、50L的对置面50a之间,分别形成有由焊料92形成的接合部。
接头部70、71将构成上下臂电路9的要素间相连。接头部72将构成半导体装置15的要素间相连。如图2及图3所示,接头部70与热沉40L相连。接头部70的厚度比热沉40L薄。接头部70在与热沉40L的对置面40a大致共面的状态下与热沉40H侧的侧面相连。接头部70具有两个弯曲部,从而在ZX平面中呈大致曲柄状。接头部70被封固树脂体20覆盖。接头部70相对于热沉40L既可以通过一体地设置而相连,也可以作为其他部件设置并通过连接而相连。本实施方式的接头部70作为引线框的一部分而与热沉40L一体地设置。
接头部71与热沉50H相连。接头部71的厚度比热沉50H薄。接头部71在与热沉50H的对置面50a大致共面的状态下与热沉50L侧的侧面相连。接头部71被封固树脂体20覆盖。接头部71相对于热沉50H既可以通过一体地设置而相连,也可以作为其他部件设置并通过连接而相连。本实施方式的接头部71相对于热沉50H一体地设置。在与热沉40L相连的接头部70和与热沉50H相连的接头部71的对置面间夹着焊料93,形成焊料接合部。半导体芯片30H的源极电极32S和半导体芯片30L的漏极电极32D经由接头部70、71、热沉40L、50H及接线端60H相互电连接。
接头部72与热沉50L相连。接头部72的厚度比热沉50L薄。接头部72在与热沉50L的对置面50a大致共面的状态下与热沉50H侧的侧面相连。接头部72被封固树脂体20覆盖。接头部72相对于热沉50L既可以通过一体地设置而相连,也可以作为其他部件设置并通过连接而相连。本实施方式的接头部72相对于热沉50L一体地设置。也可以将包括接头部71的热沉50H和包括接头部72的热沉50L做成共通部件。
主端子80及信号端子85是外部连接端子。主端子80是与半导体芯片30的主电极电连接的端子。主端子80包括正极端子80P、负极端子80N和输出端子80A。正极端子80P及负极端子80N是电源端子。正极端子80P与平滑电容器5的正极端子电连接。负极端子80N与平滑电容器5的负极端子电连接。有将正极端子80P称作P端子、高电位电源端子的情况。有将负极端子80N称作N端子、低电位电源端子的情况。
正极端子80P与热沉40H相连,经由热沉40H而与半导体芯片30H的漏极电极32D电连接。正极端子80P与热沉40H的Y方向的一端相连。正极端子80P的厚度比热沉40H薄。正极端子80P与对置面40a大致共面地与热沉40H相连。正极端子80P相对于热沉40H既可以通过一体地设置而相连,也可以作为其他部件设置并通过连接而相连。本实施方式的正极端子80P作为引线框的一部分而与热沉40H一体地设置。正极端子80P从热沉40H在Y方向上延伸设置,从封固树脂体20的侧面20c向外部突出。正极端子80P在被封固树脂体20覆盖的部分的中途具有弯曲部,在侧面20c中从Z方向的中央附近突出。
负极端子80N连接到与热沉50L相连的接头部71。负极端子80N经由热沉50L及接线端60L而与半导体芯片30L的源极电极32S电连接。在负极端子80N与接头部71的对置面间夹着未图示的焊料,形成焊料接合部。负极端子80N在Y方向上延伸设置,从与正极端子80P相同的侧面20c突出到封固树脂体20之外。负极端子80N在Y方向的一端附近具有与接头部71连接的连接部81。负极端子80N中的包括连接部81的一部分被封固树脂体20覆盖,其余部分从封固树脂体20突出。连接部81板厚比从封固树脂体20突出的部分厚。连接部81的板厚例如是与热沉40大致相同的厚度。负极端子80N也与主端子同样地具有弯曲部,在侧面20c中从Z方向的中央附近突出。本实施方式的负极端子80N作为引线框的一部分而构成。
输出端子80A连接到上臂9H与下臂9L的连接点。半导体装置15的输出端子80A与电动发电机3的对应的相的绕组3a(定子线圈)电连接。有将输出端子80A称作O端子、交流端子的情况。输出端子80A与热沉40L的Y方向的一端相连。输出端子80A的厚度比热沉40L薄。输出端子80A与对置面40a大致共面地与热沉40L相连。输出端子80A相对于热沉40L既可以通过一体地设置而相连,也可以作为其他部件设置并通过连接而相连。本实施方式的输出端子80A作为引线框的一部分而与热沉40L一体地设置。
输出端子80A从热沉40L在Y方向上延伸设置,从与正极端子80P相同的侧面20c突出到封固树脂体20之外。输出端子80A也与正极端子80P同样地具有弯曲部,在侧面20c中从Z方向的中央附近突出。3条主端子80在X方向上以正极端子80P、负极端子80N、输出端子80A的顺序配置。
信号端子85与对应的半导体芯片30的焊盘32P电连接。在本实施方式中,经由键合线94电连接。信号端子85在Y方向上延伸设置,从封固树脂体20的侧面20d突出到外部。侧面20d是在Y方向上与侧面20c相反的面。在本实施方式中,对于一个半导体芯片30设有5条信号端子85。信号端子85也构成在引线框中。多个信号端子85通过将未图示的系杆切割而相互电分离。
如上述那样,在半导体装置15中,由封固树脂体20将构成一相的上下臂电路9的多个半导体芯片30封固。封固树脂体20将多个半导体芯片30、热沉40各自的一部分、热沉50各自的一部分、接线端60、接头部70~72、主端子80及信号端子85各自的一部分一体地封固。
在Z方向上,在作为第1散热部件的热沉40与作为第2散热部件的热沉50及接线端60之间配置有半导体芯片30。半导体芯片30被散热部件夹着。由此,能够将半导体芯片30的热在Z方向上向两侧散热。半导体装置15呈两面散热构造。热沉40的背面40b与封固树脂体20的背面20b大致共面。热沉50的背面50b与封固树脂体20的一面20a大致共面。由于背面40b、50b是露出面,所以能够提高散热性。
<半导体装置的制造方法>
接着,对上述的半导体装置15的制造方法的一例进行说明。
首先,准备构成半导体装置15的各要素。例如,准备引线框。引线框包括热沉40(40H、40L)、主端子80及信号端子85。此外,分别准备半导体芯片30、热沉50及接线端60。
接着,在热沉40的对置面40a上,经由焊料90配置半导体芯片30。焊料90例如是箔状。此外,将在两面被实施了预焊的接线端60(60H、60L),以使焊料91为半导体芯片30侧的方式配置在半导体芯片30的源极电极32S上。
两面散热构造的半导体装置15例如被未图示的冷却器从Z方向的两面侧夹着。由此,在Z方向上,要求表面的高平行度和表面间的高尺寸精度。因此,关于焊料92,配置能够将半导体装置15的高度偏差吸收的量。即,配置较多的焊料92。换言之,配置比焊料90、91厚的焊料92。此外,预先将焊料配置在接头部70及负极端子80N的连接部81上。并且,在该配置状态下实施第一次回流。由此,能够得到将半导体芯片30、热沉40及接线端60一体地连接的层叠体。
接着,使对置面50a朝上而将热沉50(50H、50L)配置到未图示的台座的一面上。接着,以使焊料92与热沉50对置的方式,将上述的层叠体配置到热沉50上,实施第二次回流。在第二次回流中,通过从热沉40侧在Z方向上施加载荷,使得半导体装置15的高度成为规定高度。例如通过施加载荷,使未图示的衬垫与热沉40的对置面40a及台座的一面这两者接触。这样,使得半导体装置15的高度成为规定高度。
通过第二次回流,层叠体和热沉50被一体化而成为连接构造体。焊料92吸收由构成半导体装置15的要素的尺寸公差、组装公差带来的高度偏差。通过第二次回流,接头部70、71彼此被连接。此外,负极端子80N和接头部72被连接。
在连接构造体的形成后,进行封固树脂体20的成形。在本实施方式中,采用转移模塑法。将连接构造体配置到模具内,将封固树脂体20成形。在本实施方式中,将封固树脂体20成形以使热沉40、50完全被覆盖,在成形后进行切削。将封固树脂体20连同热沉40、50的一部分一起切削。由此,使背面40b、50b从封固树脂体20露出。背面40b变得与一面20a大致共面,背面50b变得与背面20b大致共面。
接着,通过将未图示的系杆等除去,能够得到半导体装置15。
另外,也可以在将热沉40、50的背面40b、50b推抵而使其密接于成形模具的腔体壁面的状态下将封固树脂体20成形。该情况下,在将封固树脂体20成形了的时间点,背面40b、50b从封固树脂体20露出。因此,不需要成形后的切削。此外,表示了将回流实施两次的例子,但并不限定于此。也可以通过1次的回流形成连接构造体。
<无铅焊料>
接着,对在半导体装置15中使用的无铅焊料进行说明。图6是用来说明无铅焊料的图。纵轴表示Sb的含量x,横轴表示Bi的含量y。
无铅焊料具有以3.2~3.8质量%含有Ag、以0.6~0.8质量%含有Cu、以0.01~0.2质量%含有Ni、以x质量%含有Sb、以y质量%含有Bi、以0.001~0.3质量%含有Co、以0.001~0.2质量%含有P、其余部分由Sn构成的合金组分。Sb的含量x和Bi的含量y满足x+2y≤11质量%,x+14y≤42质量%以及x≥5.1质量%的关系。这样,无铅焊料是包含Ag、Cu、Ni、Sb、Bi、Co、P及Sn的8元系焊料。以下,有将上述的合金组分的无铅焊料简单表示为8元系焊料的情况。
Ag的添加具有焊料的浸润性提高及析出分散强化的效果。但另一方面,如果过剩地添加,则液相线温度上升。考虑到半导体芯片30(SiC)的耐热性,优选的是在焊接时将温度抑制为300℃以下。因而,为了在充分地得到浸润性提高、析出分散的效果的同时还考虑偏差而如图6所示那样将液相线温度抑制为270℃以下,将Ag的含量设为3.2~3.8质量%。
Cu的添加具有防止对于Cu焊接区(land)的Cu溶蚀、使作为微细金属间化合物的Cu6Sn5析出到焊料基体(matrix)中而将基体强化的效果。如果过剩地添加,则金属间化合物在接合界面处析出,加速裂纹进展。因此,将Cu含量设为0.6~0.8质量%。
Ni的添加具有通过使析出到接合界面处的金属间化合物微细化而将接合界面强化的效果。但另一方面,如果过剩地添加,则液相线温度上升。为了在充分得到接合界面强化效果的同时将液相线温度抑制为上述的270℃以下,将Ni的含量设为0.01~0.2质量%。
Sb的添加具有固溶析出强化、析出分散强化的效果,通过对Sn替换Sb而引起晶格应变,具有Sn基体强化的效果。原子半径比Sb大的Bi在Sn基体强化中发挥超过Sb的效果。另一方面,如果过剩地含有Sb、Bi,则浸润性及向箔加工性下降。为了得到能够向箔加工的依照Sn-13Sb的浸润性、加工性,还根据将Ag添加3.2~3.8质量%的影响,需要将Sb的含量设为11质量%以下。Bi以Sb的1/2的添加量引起相同程度的加工性下降。因此,将Sb、Bi的含量如图6所示那样设为x+2y≤11质量%。
通过伴随着Sb、Bi的添加的Sn基体强化的效果,耐蠕变性增加。即,能够将蠕变抑制得较低。在本实施方式中,为了得到充分的耐蠕变性,如图6所示,设为x≥5.1质量%。另外,关于将蠕变抑制得较低的效果,Bi相对于Sb更大,Bi通过Sb的1/4.4的添加量就能得到同等的效果。由此,也可以添加比Sb少量的Bi。
此外,在制造半导体装置15时,为了在焊接后的模塑工序等中维持焊料的连接可靠性,如图6所示,固相线温度优选的是200℃以上。固相线温度为200℃的Sn、Bi的含量在x≤15质量%的区域中能够近似为x+14y=42。为了使固相线温度成为200℃以上,设为x+14y≤42质量%。
Co提高Ni的效果。Co的添加具有使焊料合金的组织微细化的效果。在小于0.001质量%时,不表现出金属间化合物析出到接合界面而防止界面裂纹的生长的效果,如果超过0.3质量%而添加,则析出到接合界面的金属间化合物层变厚,使裂纹进展加速。因此,将Co的含量设为0.001~0.3质量%。
P抑制Sn的氧化并改善浸润性。如果P的含量不超过0.2质量%,则焊料表面的焊料合金的流动性就不会被阻碍。另一方面,为了发挥上述的效果,P的含量的下限优选的是0.001%以上。由此,将P的含量设为0.001~0.2质量%。
上述组分的无铅焊料(8元系焊料)在对应于使用环境的高温化的同时,不仅使焊料的接合部高寿命化,还能够减少因蠕变造成的向半导体芯片的一部分的不必要的应力集中。因而,能够进行高温动作,对于由杨氏模量大的SiC衬底31构成的半导体芯片30是适合的。8元系焊料例如是在常温下拉伸强度呈现80MPa以上的高强度焊料。
由此,8元系焊料在本实施方式的半导体装置15中适合于介于半导体芯片30与散热部件之间而形成接合部的焊料90、91、92。使用8元系焊料作为焊料90、91、92的至少其一。焊料90、91、92相当于接合部件。以下,有将漏极电极32D与热沉40之间的位置表示为元件下的情况。同样,有将源极电极32S与接线端60之间的位置表示为元件上、将接线端60与热沉50之间的位置表示为接线端上(TML上)的情况。
8元系焊料优选在元件下的焊料90及元件上的焊料91的至少一方中使用。在图7中,在焊料90、91中使用8元系焊料,在焊料92中使用比8元系焊料低强度的无铅焊料。在图7中,相对于图4将半导体装置15简化而图示。在图7中,作为上臂9H和下臂9L的共通构造而进行了图示。此外,省略了封固树脂体20。
如果在焊料90中使用8元系焊料,则即使作用基于半导体芯片30与热沉40的线膨胀系数差的热应力,也能够维持高连接可靠性。同样,如果在焊料91中使用8元系焊料,则即使作用基于半导体芯片30与接线端60的线膨胀系数差的热应力,也能够维持高连接可靠性。此外,在电流密度和温度最高的元件上,能够抑制EM(电迁移)、焊料-镀层的扩散。
由于SiC衬底31的杨氏模量大,所以如果实施动力循环试验,则半导体芯片30周边的焊料90、91蠕变,随着循环数的经过而有可能在半导体芯片30中发生变形、例如翘曲。相对于此,通过使用8元系焊料,能够抑制焊料90、91的蠕变。因而,能够抑制半导体芯片30的变形,进而使半导体装置15高寿命化。
8元系焊料由于具有耐蠕变性优异等的特性,所以不论热沉40、50及接线端60的结构如何,对于半导体装置15整体的高寿命化都有效。图8是表示焊料应变的模拟结果的图。参考例1表示在使用Si衬底的半导体芯片中使用强度比8元系焊料低的无铅焊料的结构的结果。参考例2表示将参考例1的Si衬底替换为SiC衬底的结构的结果。实施例表示相对于参考例2将焊料替换为8元系焊料的结构的结果。在图8中,将参考例1、参考例2、实施例表示为参1、参2、实。
如参考例1、2所示,如果将Si替换为杨氏模量比Si大的SiC,则关于位于半导体芯片30的周边的元件下的焊料90和元件上的焊料91,焊料应变增加。相对于此,如果使用8元系焊料,则如实施例所示,焊料90、91都能够使焊料应变变小。
在图7中表示了在焊料90、91两者中使用高强度的8元系焊料的例子,但并不限定于此。也可以仅在焊料90、91的某个中使用8元系焊料。如图8所示,如果替换为SiC,则在元件下焊料应变成为最大。由此,优选的是至少在焊料90中使用8元系焊料。
也可以在接线端上的焊料92中使用8元系焊料。在本实施方式的半导体装置15中,采取了用焊料92将半导体装置15的高度偏差吸收的构造。在低强度的焊料的情况下,如果焊料厚度变薄,则发生因焊料应力增大造成的裂纹,所以设计为焊料厚度变厚。通过使用8元系焊料,能够使接合部高寿命化,所以能够设计为使焊料92的厚度变薄。由此,能够做成低热阻的半导体装置15。
也可以在元件下的焊料90和接线端上的焊料92两者中使用8元系焊料。由于8元系焊料是高强度的,所以如果在焊料90中使用8元系焊料,则接线端上的焊料应力变高。通过在焊料90、92两者中使用8元系焊料,关于接线端上的焊料92也能够使接合部高寿命化。
也可以在焊料90、91、92的全部中使用8元系焊料。该情况下,能够提高半导体装置15整体的可靠性。在半导体装置15中,也可以在包括焊料90、91、92的全部的焊料中使用8元系焊料。例如,也可以在焊料93中使用8元系焊料。
表示了半导体装置15具备构成一相的上下臂电路9的多个半导体芯片30的例子,但并不限定于此。也可以仅具备构成一个臂的半导体芯片30。半导体装置15例如具备构成一个臂的半导体芯片30、以夹着半导体芯片30的方式配置的一对热沉40、50、和介于半导体芯片30与热沉50之间的接线端60。此外,也可以具备构成多相的上下臂电路9的半导体芯片30作为一个封装。
表示了信号端子85经由键合线94而与焊盘32P连接的例子,但并不限定于此。例如也可以将信号端子85经由焊料而与焊盘32P连接。
(第2实施方式)
本实施方式是以在先实施方式为基础形态的变形例,能够援用在先实施方式的记载。在先实施方式中,关于半导体芯片30的主电极的结构没有特别言及。上述的合金组分的无铅焊料(8元系焊料)并不限于主电极的材料彼此相同的情况,也可以用于相互不同的结构。
图9是在本实施方式的半导体装置15中表示一部分的剖视图。图9对应于图7。在本实施方式中,在元件下和元件上,主电极的材料构成不同。作为元件下的主电极的漏极电极32D使用例如TiNi系材料形成。作为元件上的主电极的源极电极32S使用例如Al系材料形成。源极电极32S使用杨氏模量比漏极电极32D小的材料即软材料形成。
图10是表示在元件上的焊料91和作为元件上侧的主电极的源极电极32S中发生的应变的模拟结果的图。在图10中,与8元系焊料一起也表示了SnCu系焊料、SnNi系焊料的结果。SnCu系、SnNi系都是强度比8元系焊料低的无铅焊料。
如果在元件上的焊料91中使用8元系焊料,则由于8元系焊料自身是高强度的,所以如图10所示,在焊料91中发生的应变变小。另一方面,在较软的源极电极32S中发生的应变变大。在使用强度比8元系焊料低的两种焊料的情况下,虽然在焊料91中发生的应变比8元系大,但在源极电极32S中发生的应变比8元系小。
因此,在本实施方式中,如图9所示,作为较硬的漏极电极32D侧的焊料90、和接线端60上的焊料92,使用8元系焊料,在较软的源极电极32S上的焊料91中,使用强度比8元系焊料低的无铅焊料。由于焊料91比焊料90、92软,所以能够减小在源极电极32S中发生的应变。
图11是表示元件下的焊料90的导热率、热阻和厚度的关系的模拟结果。在图11中,作为焊料90的厚度而表示了4个水平(t1~t4)。各水平满足t1<t2<t3<t4的关系。如图11所示、8元系焊料的导热率比低强度的无铅焊料的导热率低。由此,如果是相同的厚度,则8元系焊料与低强度焊料相比热阻大。8元系焊料由于导热率低,所以可以使焊料厚度较薄。通过将8元系焊料的厚度设为例如40~150μm,能够起到在先实施方式所记载的效果,并且抑制热阻的增大。即,能够提高散热性。另外,关于接线端60上的焊料92也是同样的。
在本实施方式中,表示了将8元系焊料对焊料90、92两者应用的例子,但并不限定于此。也可以仅在焊料90、92的某个中使用8元系焊料。
(第3实施方式)
本实施方式是以在先实施方式为基础形态的变形例,能够援用在先实施方式的记载。在先实施方式中,源极电极32S侧的热沉50提供布线功能。代之,也可以做成热沉50不提供布线功能的结构。
图12是表示本实施方式的半导体装置15的剖视图。在本实施方式中,作为热沉40、50,代替金属板而采用DBC基板。此外,在半导体芯片30与热沉50之间,代替接线端60而配置有引线框86。热沉50及引线框86相当于第2散热部件。半导体装置15构成一个臂。即,由两个半导体装置15构成一相的上下臂电路9。本实施方式的半导体装置15仅具备一个上述结构的半导体芯片30。
热沉40具有绝缘体40x和以夹着绝缘体40x的方式配置的金属体40y、40z。绝缘体40x是陶瓷基板。金属体40y、40z例如包含Cu而形成。金属体40y、40z相对于绝缘体40x直接接合。热沉40从半导体芯片30侧依次层叠着金属体40y、绝缘体40x、金属体40z。热沉40成为3层构造。
为了抑制翘曲,优选使金属体40y、40z的平面形状及大小相互大致一致。作为中间层的绝缘体40x的平面形状与金属体40y、40z相似。绝缘体40x的大小比金属体40y、40z大。绝缘体40x在整周延伸设置至比金属体40y、40z靠外侧。在热沉40中,金属体40y的一面成为对置面40a。在热沉40中,金属体40z的一面成为背面40b。
热沉50也具有与热沉40同样的结构。热沉50具有绝缘体50x和以夹着绝缘体50x的方式配置的金属体50y、50z。热沉50从半导体芯片30侧起依次层叠着金属体50y、绝缘体50x、金属体50z。热沉50在Z方向上与热沉40对置配置。在Y方向上,热沉40设置为比热沉50长,具有与热沉50对置的对置区域和不与热沉50对置的非对置区域。
引线框86构成为与热沉40、50不同的部件。引线框86将以Cu等为材料的金属板通过冲压等加工而成。引线框86具备外部连接端子。引线框86具备主端子80及信号端子85。信号端子85经由焊料95而与对应的焊盘32P连接。主端子80具有源极端子80S和未图示的漏极端子。
图12是包括源极端子80S的截面。未图示的漏极端子在热沉40中延伸设置至和与信号端子85侧相反的非对置区域重叠的位置。漏极端子没有延伸至与半导体芯片30重叠的位置。漏极端子与热沉40的金属体40y中的上述非对置区域连接。漏极端子经由热沉40(金属体40y),与漏极电极32D电连接。热沉40提供布线功能。
源极端子80S如图12所示,延伸设置至与半导体芯片30重叠的位置。源极端子80S经由焊料91而与源极电极32S连接。热沉50的金属体50y经由焊料92而与引线框86的源极端子80S连接。源极端子80S不经由热沉50而与源极电极32S电连接。热沉50不提供布线功能,提供散热功能。
在这样的结构的半导体装置15中,也可以在焊料90、91、92的至少一个中使用上述的合金组分的无铅焊料即8元系焊料。8元系焊料能够进行在先实施方式所记载的配置。由此,能够起到与在先实施方式所记载的结构同样的效果。
本实施方式所记载的结构并不限定于构成一个臂的半导体装置15。例如,还能够应用于构成一相的上下臂电路9的半导体装置15。该情况下,将金属体40y、50y在上臂9H侧和下臂9L侧电分离即可。负极端子80N与上述的源极端子80S同样,经由焊料91而与半导体芯片30L的源极电极32S连接。正极端子80P与漏极端子同样,与上臂9H侧的金属体40y中的非对置区域连接。输出端子80A例如可以与正极端子80P同样,与下臂9L侧的金属体40y中的非对置区域连接。输出端子80A例如也可以与负极端子80N同样,经由焊料91而与半导体芯片30H的源极电极32S连接。输出端子80A的一部分可以通过与下臂9L侧的金属体40y连接而将上下臂连接,也可以用另外的部件将上下臂连接。
作为热沉40、50而表示了DBC基板的例子,但并不限定于此。与在先实施方式同样,也可以使用金属板。
(其他实施方式)
本说明书及附图等中的公开不受例示的实施方式限制。公开包含例示的实施方式和基于它们的由本领域技术人员做出的变形形态。例如,公开并不限定于在实施方式中表示的零件及/或要素的组合。公开可以通过多种多样的组合来实施。公开可以具有能够对实施方式追加的追加的部分。公开包含将实施方式的零件及/或要素省略的形态。公开包含一个实施方式与其他实施方式之间的零件及/或要素的替换或组合。公开的技术范围不受实施方式的记载限定。公开的若干技术范围由权利要求的记载表示,应理解的是还包含与权利要求的记载等价的含义及范围内的全部变更。
说明书及附图等中的公开不由权利要求的记载限定。说明书及附图等中的公开包含权利要求所记载的技术思想,还涉及比权利要求所记载的技术思想更多样的广泛的技术思想。由此,能够不受权利要求的记载约束而从说明书及附图等的公开中提取多种多样的技术思想。
在言及某个要素或层“之上”、“连结”、“连接”或“结合”的情况下,这有相对于其他要素或其他层直接处于之上、连结、连接或结合的情况,还有存在间隔要素或间隔层的情况。对照性地,在言及某个要素相对于其他要素或层“直接处于之上”、“直接连结”、“直接连接”或“直接结合”的情况下,不存在间隔要素或间隔层。为了说明要素间的关系而使用的其他用语应该以同样的处理方式(例如,“在之间”对“直接在之间”、“相邻”对“直接相邻”等)解释。在本说明书中使用的情况下,用语“及/或”包含与关联的列举出的一个或多个项目有关的任意组合及全部组合。
在空间上相对的用语“内”、“外”、“里”、“下”、“低”、“上”、“高”等在这里为了使说明图示那样的一个要素或特征相对于其他要素或特征的关系的记载变得容易而使用。在空间上相对的用语能够意味着除了附图中描绘的朝向以外还包含使用或操作中的装置的不同的朝向。例如,如果将图中的装置倒转,则作为其他要素或特征的“下”或“正下”说明的要素被朝向其他要素或特征的“上”。因而,用语“下”可以也包含上和下两者的朝向。该装置也可以朝向其他方向(也可以旋转到90度或其他朝向),对于在本说明书中使用的在空间上相对的记述符与此对应而解释。
车辆的驱动系统1并不限定于上述的结构。例如,表示了具备一个电动发电机3的例子,但并不限定于此。也可以具备多个电动发电机。表示了电力变换装置4作为电力变换部而具备逆变器6的例子,但并不限定于此。具备多个电力变换部即可。例如,也可以做成具备多个逆变器的结构。也可以做成具备至少一个逆变器、和变换器的结构。
作为形成在半导体芯片30的SiC衬底31中的元件而表示了MOSFET11的例子,但并不限定于此。只要是对电力变换装置应用的纵型元件即可。例如,也能够对IGBT或SBD应用。表示了作为纵型元件而形成MOSFET11的例子,但并不限定于此。只要是在两面的主电极间流过电流的纵型元件即可。例如,也可以是IGBT。
表示了由一个半导体芯片30构成一个臂的例子,但并不限定于此。也可以将多个半导体芯片30并联连接而构成一个臂。
表示了热沉40、50的背面40b、50b从封固树脂体20露出的例子,但并不限定于此。也可以做成背面40b、50b的至少一方被封固树脂体20覆盖的结构。也可以做成背面40b、50b的至少一方被与封固树脂体20不同的未图示的绝缘部件覆盖的结构。表示了半导体装置15具备封固树脂体20的例子,但并不限定于此。也可以做成不具备封固树脂体20的结构。
在半导体装置15形成一相的上下臂电路9的结构中,表示了由接头部70、71将上臂9H和下臂9L连接的例子,但并不限定于此。也可以做成仅具备接头部70、71的一方的结构。例如也可以将接头部70与热沉50H连接。
作为构成半导体芯片30的半导体衬底而表示了SiC衬底31的例子。但是,也能够对SiC以外的、杨氏模量比Si大的半导体衬底应用。
在热沉50作为布线部件发挥功能的结构中,表示了在热沉50与半导体芯片30之间配置接线端60的例子,但并不限定于此。例如也可以如图13所示的变形例那样做成热沉50具有主体部500和凸部501的结构。凸部501从主体部500的半导体芯片30侧的面突出。并且,凸部501的前端面经由焊料91而与源极电极32S连接。这样,也可以做成第2散热部件仅具备热沉50的结构。在该结构中,能够将焊料92排除。优选的是,作为介于半导体芯片30与散热部件之间的焊料90、91的至少一个,使用上述的合金组分的无铅焊料。

Claims (6)

1.一种半导体装置,其特征在于,
具备:
半导体芯片(30),具有形成有元件的SiC衬底(31)、形成在上述SiC衬底的一面的第1主电极(32D)、以及形成在上述SiC衬底的背面的第2主电极(32S),上述背面是在板厚方向上与上述一面相反的面;
第1散热部件(40)及第2散热部件(50、60、86),是以夹着上述半导体芯片的方式配置的散热部件(40、50、60、86),上述第1散热部件(40)配置在上述一面侧,与上述第1主电极连接,上述第2散热部件(50、60、86)配置在上述背面侧,与上述第2主电极连接;以及
接合部件(90、91、92),分别介于上述第1主电极与上述第1散热部件之间以及上述第2主电极与上述第2散热部件之间,形成接合部;
上述接合部件的至少一个是以下的合金组分的无铅焊料:
以3.2~3.8质量%含有Ag,以0.6~0.8质量%含有Cu,以0.01~0.2质量%含有Ni;
并且,如果设Sb的含量为x质量%,设Bi的含量为y质量%,则以满足x+2y≤11质量%、x+14y≤42质量%、以及x≥5.1质量%的方式含有Sb和Bi;
进而,以0.001~0.3质量%含有Co,以0.001~0.2质量%含有P;
其余部分由Sn构成。
2.如权利要求1所述的半导体装置,其特征在于,
形成上述第1主电极与上述第1散热部件之间的上述接合部的上述接合部件(90)是上述无铅焊料。
3.如权利要求1或2所述的半导体装置,其特征在于,
形成上述第2主电极与上述第2散热部件之间的上述接合部的上述接合部件(91)是上述无铅焊料。
4.如权利要求3所述的半导体装置,其特征在于,
上述第2散热部件具有与上述第2主电极连接的接线端(60)、和经由上述接线端而与上述第2主电极电连接的热沉(50);
上述接合部件分别介于上述第2主电极与上述接线端之间、以及上述接线端与上述热沉之间;
形成上述接线端与上述第2主电极之间的接合部的上述接合部件(91)是上述无铅焊料。
5.如权利要求1所述的半导体装置,其特征在于,
上述第2主电极使用杨氏模量比上述第1主电极小的材料形成;
上述接合部件中的形成上述第2主电极与上述第2散热部件之间的上述接合部的上述接合部件,是强度比上述无铅焊料低的低强度焊料,其余的上述接合部件的至少一个是上述无铅焊料。
6.如权利要求5所述的半导体装置,其特征在于,
上述第2散热部件具有与上述第2主电极连接的接线端(60)、和经由上述接线端而与上述第2主电极电连接的热沉(50);
上述接合部件分别介于上述第2主电极与上述接线端之间、以及上述接线端与上述热沉之间;
形成上述接线端与上述第2主电极之间的接合部的上述接合部件(91)是上述低强度焊料。
CN202180060389.7A 2020-07-31 2021-06-14 半导体装置 Pending CN116134164A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2020-129952 2020-07-31
JP2020129952A JP7367631B2 (ja) 2020-07-31 2020-07-31 半導体装置
PCT/JP2021/022462 WO2022024567A1 (ja) 2020-07-31 2021-06-14 半導体装置

Publications (1)

Publication Number Publication Date
CN116134164A true CN116134164A (zh) 2023-05-16

Family

ID=80035394

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202180060389.7A Pending CN116134164A (zh) 2020-07-31 2021-06-14 半导体装置

Country Status (4)

Country Link
US (1) US20230130647A1 (zh)
JP (1) JP7367631B2 (zh)
CN (1) CN116134164A (zh)
WO (1) WO2022024567A1 (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI814081B (zh) * 2019-09-02 2023-09-01 美商阿爾發金屬化工公司 高溫超高可靠性合金、其製造方法及其應用
CN114743947B (zh) * 2022-04-11 2023-09-19 中国工程物理研究院电子工程研究所 基于to形式的功率器件封装结构及封装方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102207301B1 (ko) 2016-05-06 2021-01-25 알파 어셈블리 솔루션스 인크. 고신뢰성의 무연 납땜 합금
JP7139862B2 (ja) 2018-10-15 2022-09-21 株式会社デンソー 半導体装置

Also Published As

Publication number Publication date
JP7367631B2 (ja) 2023-10-24
WO2022024567A1 (ja) 2022-02-03
JP2022026466A (ja) 2022-02-10
US20230130647A1 (en) 2023-04-27

Similar Documents

Publication Publication Date Title
US11710709B2 (en) Terminal member made of plurality of metal layers between two heat sinks
US20230130647A1 (en) Semiconductor device
US11942869B2 (en) Power module and electric power conversion device
JP7268563B2 (ja) 半導体装置
CN113661567A (zh) 半导体装置
JP5948106B2 (ja) パワー半導体モジュール及びそれを用いた電力変換装置
US20230016437A1 (en) Semiconductor device
JP7363587B2 (ja) 半導体装置
JP2022152703A (ja) 半導体装置
CN113508461A (zh) 半导体装置
JP7540600B2 (ja) 半導体装置
WO2024062845A1 (ja) 半導体装置
WO2024048371A1 (ja) 半導体装置
JP7363682B2 (ja) 半導体装置
JP7363586B2 (ja) 半導体装置
US20240213123A1 (en) Semiconductor device
US20240258264A1 (en) Semiconductor device and method for manufacturing the same
JP2023170769A (ja) 半導体装置
JP2023078915A (ja) 半導体装置およびその製造方法
JP2023183160A (ja) 半導体装置およびその製造方法
JP2024000845A (ja) 半導体装置
JP2023168060A (ja) 半導体装置およびその製造方法
CN117458905A (zh) 半导体装置
JP2022156034A (ja) 半導体装置

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination