CN115039210A - 用于在介电层顶上由下而上间隙填充的选择性沉积钨的方法 - Google Patents

用于在介电层顶上由下而上间隙填充的选择性沉积钨的方法 Download PDF

Info

Publication number
CN115039210A
CN115039210A CN202180012393.6A CN202180012393A CN115039210A CN 115039210 A CN115039210 A CN 115039210A CN 202180012393 A CN202180012393 A CN 202180012393A CN 115039210 A CN115039210 A CN 115039210A
Authority
CN
China
Prior art keywords
tungsten
thickness
atop
substrate
tungsten portion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202180012393.6A
Other languages
English (en)
Chinese (zh)
Inventor
雷伟
徐翼
雷雨
河泰泓
雷蒙德·洪
希里什语·A·佩特
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Applied Materials Inc
Original Assignee
Applied Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Materials Inc filed Critical Applied Materials Inc
Publication of CN115039210A publication Critical patent/CN115039210A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/26—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials
    • H10P50/264—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means
    • H10P50/266—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
    • H10P14/42—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a gas or vapour
    • H10P14/44—Physical vapour deposition [PVD]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/26—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials
    • H10P50/264—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means
    • H10P50/266—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only
    • H10P50/267—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means by vapour etching only using plasmas
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6302—Non-deposition formation processes
    • H10P14/6304—Formation by oxidation, e.g. oxidation of the substrate
    • H10P14/6314—Formation by oxidation, e.g. oxidation of the substrate of a metallic layer
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6302—Non-deposition formation processes
    • H10P14/6319—Formation by plasma treatments, e.g. plasma oxidation of the substrate

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Plasma & Fusion (AREA)
  • Physical Vapour Deposition (AREA)
  • Semiconductor Memories (AREA)
CN202180012393.6A 2020-04-10 2021-04-08 用于在介电层顶上由下而上间隙填充的选择性沉积钨的方法 Pending CN115039210A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/845,749 2020-04-10
US16/845,749 US11417568B2 (en) 2020-04-10 2020-04-10 Methods for selective deposition of tungsten atop a dielectric layer for bottom up gapfill
PCT/US2021/026446 WO2021207537A1 (en) 2020-04-10 2021-04-08 Methods for selective deposition of tungsten atop a dielectric layer for bottom up gapfill

Publications (1)

Publication Number Publication Date
CN115039210A true CN115039210A (zh) 2022-09-09

Family

ID=78006845

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202180012393.6A Pending CN115039210A (zh) 2020-04-10 2021-04-08 用于在介电层顶上由下而上间隙填充的选择性沉积钨的方法

Country Status (6)

Country Link
US (1) US11417568B2 (https=)
JP (1) JP7704758B2 (https=)
KR (1) KR20220167369A (https=)
CN (1) CN115039210A (https=)
TW (1) TWI868345B (https=)
WO (1) WO2021207537A1 (https=)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10573522B2 (en) 2016-08-16 2020-02-25 Lam Research Corporation Method for preventing line bending during metal fill process
KR20210081436A (ko) 2018-11-19 2021-07-01 램 리써치 코포레이션 텅스텐을 위한 몰리브덴 템플릿들
SG11202108217UA (en) 2019-01-28 2021-08-30 Lam Res Corp Deposition of metal films
WO2021046058A1 (en) 2019-09-03 2021-03-11 Lam Research Corporation Molybdenum deposition
CN114667600A (zh) 2019-10-15 2022-06-24 朗姆研究公司 钼填充
JP7686761B2 (ja) 2021-02-23 2025-06-02 ラム リサーチ コーポレーション ３ｄ－ｎａｎｄ用の酸化物表面上へのモリブデン膜の堆積
WO2022221210A1 (en) 2021-04-14 2022-10-20 Lam Research Corporation Deposition of molybdenum
US12588475B2 (en) 2021-05-14 2026-03-24 Lam Research Corporation High selectivity doped hardmask films
EP4511875A1 (en) * 2022-04-19 2025-02-26 Lam Research Corporation Molybdenum integration and void-free fill
US20230343643A1 (en) * 2022-04-25 2023-10-26 Applied Materials, Inc. Gradient oxidation and etch for pvd metal as bottom liner in bottom up gap fill
KR20250022865A (ko) * 2022-06-22 2025-02-17 어플라이드 머티어리얼스, 인코포레이티드 텅스텐 갭-충전을 위한 텅스텐 표면의 처리
US12559836B2 (en) * 2022-07-29 2026-02-24 Applied Materials, Inc. Bottom up molybdenum gapfill
US12588443B2 (en) 2022-09-27 2026-03-24 Applied Materials Inc. Methods for forming low resistivity contacts
US20240371654A1 (en) * 2023-05-03 2024-11-07 Applied Materials, Inc. Silicon nitride damage-free dry etch method for tungsten removal in middle of line bottom-up tungsten integration
US20240420949A1 (en) * 2023-06-15 2024-12-19 Applied Materials, Inc. Doped silicon oxide for bottom-up deposition
US12374568B2 (en) * 2023-08-29 2025-07-29 Applied Materials, Inc. One chamber multi-station selective metal removal
US20250259886A1 (en) * 2024-02-12 2025-08-14 Applied Materials, Inc. Methods of manufacturing interconnect structures

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0590204A (ja) * 1991-03-20 1993-04-09 Philips Gloeilampenfab:Nv 半導体デバイスの製造方法
US6551929B1 (en) * 2000-06-28 2003-04-22 Applied Materials, Inc. Bifurcated deposition process for depositing refractory metal layers employing atomic layer deposition and chemical vapor deposition techniques
US20100055904A1 (en) * 2008-08-29 2010-03-04 Novellus Systems Inc. Method for reducing tungsten roughness and improving reflectivity
CN103215570A (zh) * 2006-05-05 2013-07-24 应用材料公司 用于介电薄膜的原子层沉积的化学品的光激发的方法和装置
US20140273451A1 (en) * 2013-03-13 2014-09-18 Applied Materials, Inc. Tungsten deposition sequence
JP2020501344A (ja) * 2016-11-08 2020-01-16 アプライド マテリアルズ インコーポレイテッドＡｐｐｌｉｅｄ Ｍａｔｅｒｉａｌｓ，Ｉｎｃｏｒｐｏｒａｔｅｄ パターニング用途のためのボトムアップ柱状体の形状制御

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05152250A (ja) * 1991-11-26 1993-06-18 Sony Corp メタルプラグの形成方法
JP3408463B2 (ja) 1999-08-17 2003-05-19 日本電気株式会社 半導体装置の製造方法
US7504006B2 (en) 2002-08-01 2009-03-17 Applied Materials, Inc. Self-ionized and capacitively-coupled plasma for sputtering and resputtering
FR2896621B1 (fr) * 2006-01-23 2008-06-27 St Microelectronics Sa Systeme electro-optique integre
US7737026B2 (en) 2007-03-29 2010-06-15 International Business Machines Corporation Structure and method for low resistance interconnections
US9034768B2 (en) 2010-07-09 2015-05-19 Novellus Systems, Inc. Depositing tungsten into high aspect ratio features
US9653353B2 (en) * 2009-08-04 2017-05-16 Novellus Systems, Inc. Tungsten feature fill
US9362130B2 (en) 2013-03-01 2016-06-07 Applied Materials, Inc. Enhanced etching processes using remote plasma sources
US9831183B2 (en) 2014-08-07 2017-11-28 Taiwan Semiconductor Manufacturing Company, Ltd. Contact structure and method of forming
US9899258B1 (en) * 2016-09-30 2018-02-20 Taiwan Semiconductor Manufacturing Company, Ltd. Metal liner overhang reduction and manufacturing method thereof
TWI719316B (zh) 2017-06-12 2021-02-21 美商應用材料股份有限公司 利用鎢氧化還原之無縫鎢填充
DE102017130683B4 (de) 2017-12-20 2022-02-03 Infineon Technologies Dresden Gmbh Kontaktloch und Verfahren zum Herstellen des Kontaktlochs
US20190198392A1 (en) 2017-12-22 2019-06-27 Applied Materials, Inc. Methods of etching a tungsten layer

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0590204A (ja) * 1991-03-20 1993-04-09 Philips Gloeilampenfab:Nv 半導体デバイスの製造方法
US6551929B1 (en) * 2000-06-28 2003-04-22 Applied Materials, Inc. Bifurcated deposition process for depositing refractory metal layers employing atomic layer deposition and chemical vapor deposition techniques
CN103215570A (zh) * 2006-05-05 2013-07-24 应用材料公司 用于介电薄膜的原子层沉积的化学品的光激发的方法和装置
US20100055904A1 (en) * 2008-08-29 2010-03-04 Novellus Systems Inc. Method for reducing tungsten roughness and improving reflectivity
US20140273451A1 (en) * 2013-03-13 2014-09-18 Applied Materials, Inc. Tungsten deposition sequence
JP2020501344A (ja) * 2016-11-08 2020-01-16 アプライド マテリアルズ インコーポレイテッドＡｐｐｌｉｅｄ Ｍａｔｅｒｉａｌｓ，Ｉｎｃｏｒｐｏｒａｔｅｄ パターニング用途のためのボトムアップ柱状体の形状制御

Also Published As

Publication number Publication date
US11417568B2 (en) 2022-08-16
JP7704758B2 (ja) 2025-07-08
JP2023520835A (ja) 2023-05-22
WO2021207537A1 (en) 2021-10-14
US20210320034A1 (en) 2021-10-14
TWI868345B (zh) 2025-01-01
TW202141585A (zh) 2021-11-01
KR20220167369A (ko) 2022-12-20

Similar Documents

Publication Publication Date Title
JP7704758B2 (ja) ボトムアップ間隙充填のための誘電体層上へのタングステンの選択的堆積の方法
JP6727359B2 (ja) シームレスのコバルト間隙充填を可能にする方法
TWI796388B (zh) 減少或消除鎢膜中缺陷的方法
TWI630654B (zh) 使用遠端電漿源以凹陷超低ｋ介電質
US6562715B1 (en) Barrier layer structure for copper metallization and method of forming the structure
US8129280B2 (en) Substrate device having a tuned work function and methods of forming thereof
KR20140034119A (ko) 탄탈륨의 이온 유도 원자층증착
WO2016153987A1 (en) Methods for etching via atomic layer deposition (ald) cycles
TWI749453B (zh) 在選擇性地蝕刻氮化矽間隔物期間改進輪廓控制之方法
US20110056432A1 (en) Contact barrier layer deposition process
KR102931993B1 (ko) 막 치밀화를 위한 펄싱 플라즈마 처리
CN116569311A (zh) 使用掺杂硼的硅材料的整合工艺
US11024537B2 (en) Methods and apparatus for hybrid feature metallization
US9218961B2 (en) Methods of forming a metal containing layer on a substrate with high uniformity and good profile control
US11658042B2 (en) Methods for etching structures and smoothing sidewalls
US20240371655A1 (en) Protection Layer Formation during Plasma Etching Conductive Materials
US10283370B1 (en) Silicon addition for silicon nitride etching selectivity
US20250320603A1 (en) Methods for improving throughput and gapfill quality for metal deposition
WO2026075984A1 (en) Methods of depositing iridium-containing films for microelectronic devices

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination