CN114730713A - 一种薄膜晶体管的制备方法 - Google Patents

一种薄膜晶体管的制备方法 Download PDF

Info

Publication number
CN114730713A
CN114730713A CN201980102403.8A CN201980102403A CN114730713A CN 114730713 A CN114730713 A CN 114730713A CN 201980102403 A CN201980102403 A CN 201980102403A CN 114730713 A CN114730713 A CN 114730713A
Authority
CN
China
Prior art keywords
layer
gate
insulating layer
photoresist
whole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201980102403.8A
Other languages
English (en)
Inventor
徐华
徐苗
李民
庞佳威
张伟
王磊
邹建华
陶洪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangzhou New Vision Opto Electronic Technology Co ltd
Original Assignee
Guangzhou New Vision Opto Electronic Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangzhou New Vision Opto Electronic Technology Co ltd filed Critical Guangzhou New Vision Opto Electronic Technology Co ltd
Publication of CN114730713A publication Critical patent/CN114730713A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film

Abstract

一种薄膜晶体管的制备方法包括:在衬底基板上形成图形化的有源层(12),在有源层和衬底基板上依次形成整层栅极绝缘层和整层栅极层(13、14);在整层栅极层上形成图形化的光刻胶层(15);以光刻胶层为掩膜,图形化整层栅极层以及整层栅极绝缘层(16);以减薄后的光刻胶层为掩膜,图形化准栅极(18);去除减薄后的光刻胶层(19);采用PECVD工艺在衬底基板、有源层、栅极绝缘层以及栅极上形成第一绝缘层;同时,以栅极绝缘层以及栅极为掩膜介质,利用PECVD工艺中前驱气体的等离子体对有源层进行高导处理(20);形成源极和漏极(21)。降低了薄膜晶体管的阈值电压的调节难度,实现了阈值电压便于调节的薄膜晶体管的高精度制备。

Description

PCT国内申请,说明书已公开。

Claims (12)

  1. PCT国内申请,权利要求书已公开。
CN201980102403.8A 2019-12-31 2019-12-31 一种薄膜晶体管的制备方法 Pending CN114730713A (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2019/130376 WO2021134423A1 (zh) 2019-12-31 2019-12-31 一种薄膜晶体管的制备方法

Publications (1)

Publication Number Publication Date
CN114730713A true CN114730713A (zh) 2022-07-08

Family

ID=76687142

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201980102403.8A Pending CN114730713A (zh) 2019-12-31 2019-12-31 一种薄膜晶体管的制备方法

Country Status (2)

Country Link
CN (1) CN114730713A (zh)
WO (1) WO2021134423A1 (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113745344B (zh) * 2021-08-25 2024-01-02 深圳市华星光电半导体显示技术有限公司 薄膜晶体管阵列基板及其制作方法
CN116395977A (zh) * 2023-02-20 2023-07-07 电子科技大学 一种应用于智能窗的氧化钒薄膜制备方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102072800B1 (ko) * 2012-11-29 2020-02-04 삼성디스플레이 주식회사 박막 트랜지스터의 제조 방법, 이를 포함하는 유기 발광 표시 장치의 제조 방법 및 이를 통해 제조된 박막 트랜지스터
JP6412322B2 (ja) * 2014-03-13 2018-10-24 東京エレクトロン株式会社 半導体デバイス、その製造方法、及びその製造装置
CN105097948B (zh) * 2015-08-14 2018-12-21 京东方科技集团股份有限公司 薄膜晶体管、阵列基板及其制作方法、显示面板和装置
KR102448033B1 (ko) * 2015-12-21 2022-09-28 삼성디스플레이 주식회사 박막 트랜지스터의 제조 방법, 박막 트랜지스터 기판, 및 평판 표시 장치
CN105870199A (zh) * 2016-05-26 2016-08-17 深圳市华星光电技术有限公司 薄膜晶体管、薄膜晶体管的制备方法及cmos器件

Also Published As

Publication number Publication date
WO2021134423A1 (zh) 2021-07-08

Similar Documents

Publication Publication Date Title
US7468304B2 (en) Method of fabricating oxide semiconductor device
JP5015473B2 (ja) 薄膜トランジスタアレイ及びその製法
US8956926B2 (en) Method for manufacturing self-aligned thin film transistor
KR101659105B1 (ko) 금속 산화물 반도체 박막 트랜지스터의 안정성 향상
JP2014131047A (ja) 薄膜トランジスタ、および薄膜トランジスタ表示板
US20160043227A1 (en) Thin film transistor and manufacturing method thereof
CN101611474B (zh) 非晶绝缘体膜和薄膜晶体管
CN103165471A (zh) 薄膜晶体管及其制作方法和显示装置
US20140110702A1 (en) Oxide Thin Film Transistor And Method For Manufacturing The Same, Array Substrate, And Display Apparatus
TW201513369A (zh) 薄膜電晶體及其製造方法
WO2014131258A1 (zh) 氧化物薄膜晶体管及其制备方法、阵列基板和显示装置
JP2012028481A (ja) 電界効果型トランジスタ及びその製造方法
TWI498970B (zh) 場效型電晶體之製造方法
CN114730713A (zh) 一种薄膜晶体管的制备方法
TWI508171B (zh) 半導體元件結構及其製造方法
CN107369719B (zh) 一种氧化物薄膜晶体管纯铜复合结构源漏电极及其制备方法
CN106057679A (zh) 氧化物半导体薄膜晶体管的制作方法
WO2019095408A1 (zh) 阵列基板及其制作方法、显示面板
Xiao et al. Back-channel-etched InGaZnO thin-film transistors with Au nanoparticles on the back channel surface
WO2020211851A1 (zh) 薄膜晶体管及其制备方法、阵列基板和显示装置
CN114730806A (zh) 一种薄膜晶体管的制作方法
Li et al. Ultra-thin gate insulator of atomic-layer-deposited AlO x and HfO x for amorphous InGaZnO thin-film transistors
JP2011258804A (ja) 電界効果型トランジスタ及びその製造方法
CN111129162B (zh) 一种薄膜晶体管、显示基板、显示面板及显示装置
CN106952823A (zh) 金属氧化物半导体薄膜晶体管的制作方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination