CN110635016B - 一种miniled基板封装方法 - Google Patents

一种miniled基板封装方法 Download PDF

Info

Publication number
CN110635016B
CN110635016B CN201910735331.2A CN201910735331A CN110635016B CN 110635016 B CN110635016 B CN 110635016B CN 201910735331 A CN201910735331 A CN 201910735331A CN 110635016 B CN110635016 B CN 110635016B
Authority
CN
China
Prior art keywords
double
copper
anisotropic conductive
conductive adhesive
sided copper
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910735331.2A
Other languages
English (en)
Other versions
CN110635016A (zh
Inventor
康孝恒
蔡克林
李�瑞
许凯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huizhou Zhijin Electronic Technology Co ltd
Original Assignee
Huizhou Zhijin Electronic Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huizhou Zhijin Electronic Technology Co ltd filed Critical Huizhou Zhijin Electronic Technology Co ltd
Priority to CN201910735331.2A priority Critical patent/CN110635016B/zh
Publication of CN110635016A publication Critical patent/CN110635016A/zh
Application granted granted Critical
Publication of CN110635016B publication Critical patent/CN110635016B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/52Encapsulations
    • H01L33/56Materials, e.g. epoxy or silicone resin
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/58Optical field-shaping elements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0033Processes relating to semiconductor body packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0033Processes relating to semiconductor body packages
    • H01L2933/005Processes relating to semiconductor body packages relating to encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0033Processes relating to semiconductor body packages
    • H01L2933/0058Processes relating to semiconductor body packages relating to optical field-shaping elements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0033Processes relating to semiconductor body packages
    • H01L2933/0066Processes relating to semiconductor body packages relating to arrangements for conducting electric current to or from the semiconductor body

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

本发明公开了一种miniled基板封装方法,包括以下步骤:备料步骤:准备双面覆铜板,所述双面覆铜板的厚度为100~1000μm,其中单层铜箔的厚度为12~35μm;钻孔步骤:对所述双面覆铜板进行钻孔,确保所钻的钻孔贯穿所述双面覆铜板的两层铜箔;镀铜步骤:对所述双面覆铜板的钻孔孔壁进行镀铜,以使位于所述钻孔孔壁的镀铜层连接所述双面覆铜板两面的铜箔,以使所述双面覆铜板两面的铜箔形成电连接;填孔步骤:用黑色树脂或黑色油墨将所述钻孔填满;异向导电胶制作步骤所用到的黑色树脂熔化,并因表面张力包裹所述miniled芯片的侧面,从而将芯片独立包裹,实现芯片之间的相互隔离。

Description

一种miniled基板封装方法
技术领域
本发明涉及一种miniled基板封装方法。
背景技术
倒装芯片的规格越来越小,正负极的间隙最小达20μm。目前普通银浆或锡浆最小间隙只能实现正负极间隙为50μm的贴装,而且难度巨大,易造成正负极的微短路。
Miniled模组芯片数量巨大,对于传统的银浆和锡膏工艺,在生产时,因固晶时间太长,浆料的溶剂易挥发,而造成贴装的失效。
目前的Miniled模组的红、绿及蓝光芯片之间相互没有隔离,像素点之间会形成串光,造成颜色的失真,或拖尾现象,影响视觉效果。
发明内容
为了克服现有技术的不足,本发明的目的在于提供一种miniled基板封装方法,其能够实现芯片之间的隔离,避免拖尾现象及颜色失真。
本发明的目的采用如下技术方案实现:
一种miniled基板封装方法,包括以下步骤:
备料步骤:准备双面覆铜板,所述双面覆铜板的厚度为100~1000μm,其中单层铜箔的厚度为12~35μm;
钻孔步骤:对所述双面覆铜板进行钻孔,确保所钻的钻孔贯穿所述双面覆铜板的两层铜箔;
镀铜步骤:对所述双面覆铜板的钻孔孔壁进行镀铜,以使位于所述钻孔孔壁的镀铜层连接所述双面覆铜板两面的铜箔,以使所述双面覆铜板两面的铜箔形成电连接;
填孔步骤:用黑色树脂或黑色油墨将所述钻孔填满;
电路制作步骤:在双面覆铜板的两面分别制作正、反面电路,并在所述电路设置电路焊盘;
阻焊层制作步骤:用黑色阻焊油墨将所述双面覆铜板的底面涂覆,用黑色阻焊油墨将所述双面覆铜板的顶面边缘涂覆,以保护电路;
抗氧化层制作步骤:在所述电路焊盘的裸露表面镀抗氧化层;
异向导电胶制作步骤:通过黑色树脂将异向导电胶/异向导电胶膜贴附在需要贴装miniled芯片的电路焊盘;
固晶步骤:将miniled芯片转移至相应的所述电路焊盘,并将所述miniled芯片粘合在所述异向导电胶/异向导电胶膜的表面;
封装步骤:将所述miniled芯片与所述电路焊盘通过回流焊接的方式焊接在一起,回流焊接后,所述异向导电胶制作步骤所用到的黑色树脂熔化,并因表面张力包裹所述miniled芯片的侧面,而所述异向导电胶/异向导电胶膜在所述miniled芯片的底部受热熔化,实现所述miniled芯片的底部焊盘与所述基板焊盘的导通焊接。
具体地,所述双面覆铜板的树脂层为BT树脂。
具体地,所述双面覆铜板为Tg值大于150摄氏度的FR4双面覆铜板。
具体地,在所述填孔步骤中,将所述钻孔填满后,将钻孔孔口边缘处多余的树脂或油墨研磨去掉,以使所述钻孔孔口边缘处平整。
具体地,所述抗氧化层为镍金、镍钯金或OSP抗氧化膜。
具体地,所述异向导电胶/异向导电胶膜的导电粒子的球径为5~10μm,所述导电粒子采用铋-锡合金。
具体地,所述miniled芯片为miniled倒装芯片,将所述miniled倒装芯片的正、负极分别通过所述异向导电胶/异向导电胶膜来实现与基板的正负极焊盘电连接。
具体地,在所述封装步骤中:按特定的ACF或ACP回流温度曲线,对完成固晶的基板进行回流焊接。
具体地,在所述封装步骤中,通过对所述miniled芯片进行模压灌胶或印刷封胶的方式进行封装,使所述miniled芯片表面形成封装胶。
具体地,在所述异向导电胶制作步骤中,所述异向导电胶/异向导电胶膜的厚度为10~12μm。
相比现有技术,本发明的有益效果在于:
1.本发明的miniled基板封装方法能够实现芯片正、负极间隙最小为20μm的封装,而且其封装方式操作简易,能够避免出现正、负极的微短路。
2.本发明的miniled基板封装方法的粘结剂为树脂(黑色树脂),其挥发性比银浆或锡膏的溶剂的挥发性要弱,在封装的过程中,树脂较小地挥发,避免在生产过程中因粘结剂挥发而导致粘结失效。
3.本发明的miniled基板封装方法在封装步骤中,将所述miniled芯片与所述电路焊盘通过回流焊接的方式焊接在一起,回流焊接后,所述异向导电胶制作步骤所用到的黑色树脂熔化,并因表面张力包裹所述miniled芯片的侧面,从而将芯片独立包裹,实现芯片之间的相互隔离,彻底消除光的衍射,从而避免了像素点之间的相互串光,进而避免由此造成的显示颜色失真或拖尾等现象,从而能够提高miniled基板的视觉效果。
附图说明
图1为双面覆铜板的示意图;
图2为钻孔步骤的示意图;
图3为镀铜步骤的示意图;
图4为填孔步骤的示意图;
图5为电路制作步骤的示意图;
图6为阻焊层制作步骤的示意图;
图7为抗氧化层制作步骤的示意图;
图8为异向导电胶制作步骤的示意图;
图9为固晶步骤的示意图;
图10为回流焊接后的miniled基板的示意图;
图11为封装后的miniled基板的示意图。
具体实施方式
下面,结合附图以及具体实施方式,对本发明做进一步描述,需要说明的是,在不相冲突的前提下,以下描述的各实施例之间或各技术特征之间可以任意组合形成新的实施例。
一种miniled基板封装方法,包括以下步骤:
备料步骤(结合图1):准备双面覆铜板,双面覆铜板的厚度为100~1000μm,其中单层铜箔的厚度为12~35μm。具体地,双面覆铜板的树脂层为BT树脂。具体地,双面覆铜板为Tg值大于150摄氏度的FR4双面覆铜板。
钻孔步骤(结合图2):对双面覆铜板进行钻孔,确保所钻的钻孔贯穿双面覆铜板的两层铜箔。
镀铜步骤(结合图3):对双面覆铜板的钻孔孔壁进行镀铜,以使位于钻孔孔壁的镀铜层连接双面覆铜板两面的铜箔,以使双面覆铜板两面的铜箔形成电连接。
填孔步骤(结合图4):用黑色树脂或黑色油墨将钻孔填满。具体地,在填孔步骤中,将钻孔填满后,将钻孔孔口边缘处多余的树脂或油墨研磨去掉,以使钻孔孔口边缘处平整。
电路制作步骤(结合图5):在双面覆铜板的两面分别制作正、反面电路,并在所述电路设置电路焊盘。
阻焊层制作步骤(结合图6):用黑色阻焊油墨将双面覆铜板的底面涂覆,用黑色阻焊油墨将双面覆铜板的顶面边缘涂覆,以保护电路。
抗氧化层制作步骤(结合图7):在电路焊盘的裸露表面镀抗氧化层。具体地,在抗氧化层制作步骤中,抗氧化层为镍金、镍钯金或OSP抗氧化膜。
异向导电胶制作步骤(结合图8):通过黑色树脂将异向导电胶贴附在需要贴装miniled芯片的电路焊盘。具体地,在异向导电胶制作步骤中,异向导电胶的导电粒子的球径为5~10μm,导电粒子采用铋-锡合金。
固晶步骤(结合图9):将miniled芯片转移至相应的电路焊盘,并将miniled芯片粘合在所述异向导电胶的表面。具体地,在固晶步骤中,miniled芯片为miniled倒装芯片,将miniled倒装芯片的正、负极分别通过异向导电胶来实现与基板的正、负极焊盘电连接,实现导通。
封装步骤(结合图10、图11):将miniled芯片与电路焊盘通过回流焊接的方式焊接在一起,回流焊接后,异向导电胶制作步骤所用到的黑色树脂熔化,并因表面张力包裹miniled芯片的侧面,而异向导电胶膜在miniled芯片的底部熔化,实现miniled芯片的底部焊盘与基板焊盘的导通焊接。具体地,在封装步骤中,按特定的ACF或ACP回流温度曲线,对完成固晶的基板进行回流焊接。具体地,在封装步骤中,通过对miniled芯片进行模压灌胶或印刷封胶的方式进行封装,使miniled芯片表面形成封装胶。
上述实施方式仅为本发明的优选实施方式,不能以此来限定本发明保护的范围,本领域的技术人员在本发明的基础上所做的任何非实质性的变化及替换均属于本发明所要求保护的范围。

Claims (9)

1.一种miniled基板封装方法,其特征在于,包括以下步骤:
备料步骤:准备双面覆铜板,所述双面覆铜板的厚度为100~1000μm,其中单层铜箔的厚度为12~35μm;
钻孔步骤:对所述双面覆铜板进行钻孔,确保所钻的钻孔贯穿所述双面覆铜板的两层铜箔;
镀铜步骤:对所述双面覆铜板的钻孔孔壁进行镀铜,以使位于所述钻孔孔壁的镀铜层连接所述双面覆铜板两面的铜箔,以使所述双面覆铜板两面的铜箔形成电连接;
填孔步骤:用黑色树脂或黑色油墨将所述钻孔填满;
电路制作步骤:在双面覆铜板的两面分别制作正、反面电路,并在所述电路设置电路焊盘;
阻焊层制作步骤:用黑色阻焊油墨将所述双面覆铜板的底面涂覆,用黑色阻焊油墨将所述双面覆铜板的顶面边缘涂覆,以保护电路;
抗氧化层制作步骤:在所述电路焊盘的裸露表面镀抗氧化层;
异向导电胶制作步骤:通过黑色树脂将异向导电胶/异向导电胶膜贴附在需要贴装miniled芯片的电路焊盘;
固晶步骤:将miniled芯片转移至相应的所述电路焊盘,并将所述miniled芯片粘合在所述异向导电胶/异向导电胶膜的表面;
封装步骤:将所述miniled芯片与所述电路焊盘通过回流焊接的方式焊接在一起,回流焊接后,所述异向导电胶制作步骤所用到的黑色树脂熔化,并因表面张力包裹所述miniled芯片的侧面,而所述异向导电胶/异向导电胶膜在所述miniled芯片的底部受热熔化,以将所述miniled芯片的底部焊盘与所述基板的焊盘导通焊接。
2.根据权利要求1所述的miniled基板封装方法,其特征在于:所述双面覆铜板的树脂层为BT树脂。
3.根据权利要求1所述的miniled基板封装方法,其特征在于:所述双面覆铜板为Tg值大于150摄氏度的FR4双面覆铜板。
4.根据权利要求1所述的miniled基板封装方法,其特征在于:在所述填孔步骤中,将所述钻孔填满后,将钻孔孔口边缘处多余的树脂或油墨研磨去掉,以使所述钻孔孔口边缘处平整。
5.根据权利要求1所述的miniled基板封装方法,其特征在于:所述抗氧化层为镍金、镍钯金或OSP抗氧化膜。
6.根据权利要求1所述的miniled基板封装方法,其特征在于:所述异向导电胶/异向导电胶膜的导电粒子的球径为5~10μm,所述导电粒子采用铋-锡合金。
7.根据权利要求1所述的miniled基板封装方法,其特征在于:所述miniled芯片为miniled倒装芯片,将所述miniled倒装芯片的正、负极分别通过所述异向导电胶/异向导电胶膜来实现与基板的正负极焊盘电连接。
8.根据权利要求1所述的miniled基板封装方法,其特征在于:在所述封装步骤中,通过对所述miniled芯片进行模压灌胶或印刷封胶的方式进行封装,使所述miniled芯片表面形成封装胶。
9.根据权利要求1所述的miniled基板封装方法,其特征在于:在所述异向导电胶制作步骤中,所述异向导电胶/异向导电胶膜的厚度为10~12μm。
CN201910735331.2A 2019-08-09 2019-08-09 一种miniled基板封装方法 Active CN110635016B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910735331.2A CN110635016B (zh) 2019-08-09 2019-08-09 一种miniled基板封装方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910735331.2A CN110635016B (zh) 2019-08-09 2019-08-09 一种miniled基板封装方法

Publications (2)

Publication Number Publication Date
CN110635016A CN110635016A (zh) 2019-12-31
CN110635016B true CN110635016B (zh) 2021-07-09

Family

ID=68969856

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910735331.2A Active CN110635016B (zh) 2019-08-09 2019-08-09 一种miniled基板封装方法

Country Status (1)

Country Link
CN (1) CN110635016B (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111341766B (zh) * 2020-02-27 2023-12-22 惠州中京电子科技有限公司 一种mini LED主板制作方法
CN113630975A (zh) * 2021-07-07 2021-11-09 湖北金禄科技有限公司 Mini led封装基板及其表面处理方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102800778B (zh) * 2011-05-27 2015-03-18 东莞市福地电子材料有限公司 一种芯片倒装的发光二极管及其制造方法
US9337405B2 (en) * 2012-08-31 2016-05-10 Nichia Corporation Light emitting device and method for manufacturing the same
US10900653B2 (en) * 2013-11-01 2021-01-26 Cree Hong Kong Limited LED mini-linear light engine

Also Published As

Publication number Publication date
CN110635016A (zh) 2019-12-31

Similar Documents

Publication Publication Date Title
JP5421863B2 (ja) 半導体パッケージの製造方法
CN106992169A (zh) 一种倒装rgb‑led封装模组及其显示屏
JP2009158593A (ja) バンプ構造およびその製造方法
CN110635016B (zh) 一种miniled基板封装方法
JPWO2008047918A1 (ja) 電子機器のパッケージ構造及びパッケージ製造方法
WO2022047913A1 (zh) 显示装置及其制备方法
CN115394763A (zh) 显示模组及其制作方法
JP2017037929A (ja) 多層配線基板およびその製造方法
CN105140255B (zh) 一种覆晶摄像头封装片及其制作方法
CN110635017B (zh) 一种miniled背光基板封装方法
CN108493121B (zh) 一种解决双面电路晶元焊料短路的载板制作及封装方法
CN206947335U (zh) 一种倒装rgb‑led封装模组及其显示屏
JP2004127970A (ja) 多層基板用素板の製造方法およびその素板を用いた多層基板の製造方法
CN112271244A (zh) 一种新型的倒装led实现结构及方法
CN110112126A (zh) 显示器件和显示模组及其制造方法
CN107248539A (zh) 一种led封装工艺
CN104465427B (zh) 封装结构及半导体工艺
CN114937661A (zh) 一种背光模组及其制造方法
CN101826495B (zh) 窗口型半导体封装构造
CN111384005B (zh) 微电子封装体、倒装工艺及其应用、微电子器件
CN2658949Y (zh) 影像感测器的薄膜覆晶封装结构
CN213988916U (zh) 一种新型的倒装led结构
JP5526818B2 (ja) プリント配線板
KR100942772B1 (ko) 솔더 레지스트와 언더필 잉크 주입 공정이 생략된 플립 칩실장 기술
WO2023095447A1 (ja) 電子部品パッケージ、回路モジュール及び電子部品パッケージの製造方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant