CN110265303B - 一种显示面板的制作方法 - Google Patents
一种显示面板的制作方法 Download PDFInfo
- Publication number
- CN110265303B CN110265303B CN201910505464.0A CN201910505464A CN110265303B CN 110265303 B CN110265303 B CN 110265303B CN 201910505464 A CN201910505464 A CN 201910505464A CN 110265303 B CN110265303 B CN 110265303B
- Authority
- CN
- China
- Prior art keywords
- layer
- light resistance
- oxide semiconductor
- manufacturing
- metal layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 46
- 229910052751 metal Inorganic materials 0.000 claims abstract description 53
- 239000002184 metal Substances 0.000 claims abstract description 53
- 239000004065 semiconductor Substances 0.000 claims abstract description 52
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract description 42
- 239000000758 substrate Substances 0.000 claims abstract description 11
- 238000000059 patterning Methods 0.000 claims abstract description 6
- 238000000034 method Methods 0.000 claims description 36
- 239000000463 material Substances 0.000 claims description 9
- 229910052750 molybdenum Inorganic materials 0.000 claims description 6
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 4
- 229910052593 corundum Inorganic materials 0.000 claims description 4
- 229910001845 yogo sapphire Inorganic materials 0.000 claims description 4
- 229910052681 coesite Inorganic materials 0.000 claims description 3
- 229910052906 cristobalite Inorganic materials 0.000 claims description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 3
- 229910052682 stishovite Inorganic materials 0.000 claims description 3
- 229910052905 tridymite Inorganic materials 0.000 claims description 3
- 239000000377 silicon dioxide Substances 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 9
- 238000005530 etching Methods 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- 229910007271 Si2O3 Inorganic materials 0.000 description 2
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000001755 magnetron sputter deposition Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- 239000011787 zinc oxide Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
- H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/06—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising selenium or tellurium in uncombined form other than as impurities in semiconductor bodies of other materials
- H01L21/12—Application of an electrode to the exposed surface of the selenium or tellurium after the selenium or tellurium has been applied to the foundation plate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/34—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
- H01L21/46—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
- H01L21/461—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/4763—Deposition of non-insulating, e.g. conductive -, resistive -, layers on insulating layers; After-treatment of these layers
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Thin Film Transistor (AREA)
Abstract
本发明提供一种显示面板的制作方法,该方法包括:在衬底基板上依次制作缓冲层和氧化物半导体层;在所述氧化物半导体层上制作光阻层,并对所述光阻层进行图案化处理,将与栅极限定区域对应的光阻层去除,得到光阻部;在所述光阻部和未被所述光阻部覆盖的氧化物半导体层上制作第一金属层;将所述光阻部剥离,以将位于所述光阻部上的第一金属层剥离,使与所述栅极限定区域对应的第一金属层保留,得到栅极。本发明的显示面板的制作方法,能够避免对氧化物半导体层的上表面造成损伤,提高器件的导电性。
Description
【技术领域】
本发明涉及显示技术领域,特别是涉及一种显示面板的制作方法。
【背景技术】
顶栅(Top Gate)结构的薄膜晶体管(TFT)因具有自对准工艺的优点,被广泛地应用在显示面板中。
如图1所示,目前TFT的制备过程是在衬底基板11上依次制作缓冲层12、氧化物半导体层13、绝缘层14’以及金属层15’,再使用光阻21将栅极区域进行遮挡,之后使用干湿结合的方法将未被光阻21遮挡的绝缘层14’和金属层15’刻蚀掉,进而形成最终的栅绝缘层和栅极图形。但是,由于上述刻蚀过程在氧化物半导体层13的表面进行,容易对氧化物半导体层13的上表面造成损伤,从而降低了器件的导电性。
因此,有必要提供一种显示面板的制作方法,以解决现有技术所存在的问题。
【发明内容】
本发明的目的在于提供一种显示面板的制作方法,能够避免对氧化物半导体层的上表面造成损伤,提高器件的导电性。
为解决上述技术问题,本发明提供一种显示面板的制作方法,其包括:
在衬底基板上依次制作缓冲层和氧化物半导体层;
在所述氧化物半导体层上制作光阻层,并对所述光阻层进行图案化处理,将与栅极限定区域对应的光阻层去除,得到光阻部;
在所述光阻部和未被所述光阻部覆盖的氧化物半导体层上制作第一金属层;
将所述光阻部剥离,以将位于所述光阻部上的第一金属层剥离,使与所述栅极限定区域对应的第一金属层保留,得到栅极。
本发明的显示面板的制作方法,通过在衬底基板上依次制作缓冲层和氧化物半导体层;在所述氧化物半导体层上制作光阻层,并对所述光阻层进行图案化处理,将与栅极限定区域对应的光阻层去除,得到光阻部;在所述光阻部和未被所述光阻部覆盖的氧化物半导体层上制作第一金属层;以及将所述光阻部剥离,以将位于所述光阻部上的第一金属层剥离,使与所述栅极限定区域对应的第一金属层保留,得到栅极;由于采用剥离工艺制作栅极,避免对氧化物半导体层的上表面造成的损伤,提高了器件的导电性。
【附图说明】
图1为现有显示面板的制作方法的结构示意图;
图2为本发明显示面板的制作方法的第一步的结构示意图;
图3为本发明显示面板的制作方法的第二步的结构示意图;
图4为本发明显示面板的制作方法的第三步的结构示意图;
图5为本发明显示面板的制作方法的第四步的结构示意图;
图6为本发明显示面板的制作方法的第五步的结构示意;
图7为本发明显示面板的制作方法的第六步的结构示意图;
图8为本发明显示面板的制作方法的第七步的结构示意图;
图9为本发明显示面板的制作方法的第八步的结构示意图。
【具体实施方式】
以下各实施例的说明是参考附加的图式,用以例示本发明可用以实施的特定实施例。本发明所提到的方向用语,例如「上」、「下」、「前」、「后」、「左」、「右」、「内」、「外」、「侧面」等,仅是参考附加图式的方向。因此,使用的方向用语是用以说明及理解本发明,而非用以限制本发明。在图中,结构相似的单元是以相同标号表示。
现有的显示面板的绝缘层14’中含有Si元素,容易在氧化物半导体层13的上表面残留Si,导致引入过多的杂质,使得沟道的电子浓度降低。
本发明显示面板的制作方法包括以下步骤:
S101、在衬底基板上制作缓冲层;
例如,如图2所示,在衬底基板11上制作缓冲层12。
比如,利用化学气相沉积法或原子层沉积法在衬底基板11上沉积一层缓冲层12,缓冲层12的材料为Si2O3或Al2O3,缓冲层12的厚度范围为100nm~1μm。
S102、在所述缓冲层上制作氧化物半导体层;
如图3所示,利用磁控溅射法在缓冲层12上沉积一层氧化物半导体层13,之后利用刻蚀工艺将位于有源区以外的氧化物半导体层13刻蚀掉,得到图3所示的图案;氧化物半导体层13的厚度范围为10~100nm。氧化物半导体层13的材料为铟镓锌氧化物(IGZO)。
S103、在所述氧化物半导体层上制作光阻层,并对所述光阻层进行图案化处理,将与栅极限定区域对应的光阻层去除,得到光阻部;
在一实施方式中,如图4所示,在所述氧化物半导体层13和未被所述氧化物半导体层13覆盖的缓冲层12上涂布一层负性光阻,得到光阻层。采用掩模版对光阻进行曝光显影,除去栅极限定区域(栅极限定区域与栅极的位置对应)的光阻,保留栅极限定区域以外的光阻层,最终得到光阻部19。
当然,可以理解的,所述光阻层的材料也可为正性光阻材料。
为了使得第一金属层的厚度满足制程的需求,以进一步提高导电性能,其中,所述光阻层的厚度大于或等于所述第一金属层15的厚度。其中,所述光阻层的厚度大于或等于200μm。
S104、在所述光阻部和未被所述光阻部覆盖的氧化物半导体层上制作第一金属层;
如图5所示,在所述光阻部19和未被所述光阻部覆盖的氧化物半导体层13上制作第一金属层15。
其中,第一金属层15的截面结构包括Mo/Al/Mo或者Mo/Cu/Mo,当然还可为其他具有较低电阻率的材料,第一金属层15的厚度范围为100~500μm。
S105、将所述光阻部剥离,以将位于所述光阻部上的第一金属层剥离,使与所述栅极限定区域对应的第一金属层保留,得到栅极。
如图6所示,将所述光阻部19剥离的同时将位于所述光阻部19上的第一金属层15剥离,使与所述栅极限定区域对应的第一金属层保留,得到栅极151,也即将未被所述光阻部19覆盖的氧化物半导体层13上的第一金属层保留得到栅极151。
其中所述将所述光阻部剥离的步骤包括:
S1051、采用光阻剥离工艺将所述光阻部19剥离。
上述方法还可包括:
S106、在所述栅极以及未被所述栅极覆盖的氧化物半导体层上制作平坦层,并在所述平坦层上制作第一过孔和第二过孔;
例如,如图7所示,利用化学气相沉积法或原子层沉积法沉积一层平坦层16,平坦层16的材料包括SiO2和Al2O3中的至少一种,厚度范围可为100nm~1μm。
如图8所示,利用光刻工艺制作过孔,并利用湿法刻蚀工艺刻蚀平坦层16,形成两个过孔,也即第一过孔和第二过孔(图中未示出)。
S107、在所述平坦层上制作源极和漏极,其中所述源极通过所述第一过孔与所述氧化物半导体层连接,所述漏极通过所述第二过孔与所述氧化物半导体层连接。
如图9所示,利用物理气相沉积方法沉积第二金属层,并利用光刻和干法刻蚀将源极17和漏极18以外的金属刻蚀掉,完成TFT制备完成。第二金属层的截面结构包括Mo/Al/Mo或者Mo/Cu/Mo,当然也可为其他具有较低电阻率的材料,第二金属层的厚度可为100~500μm。所述源极17通过所述第一过孔与所述氧化物半导体层13连接,所述漏极18通过所述第二过孔与所述氧化物半导体层13连接。
本发明的显示面板可以为液晶显示面板或者有机发光二极管显示面板。当显示面板为有机发光二极管显示面板时,上述方法还可包括在第二金属层上制作阳极、有机发光层以及阴极等。
在另一实施例中,上述步骤S104,也即所述在所述光阻部和未被所述光阻部覆盖的氧化物半导体层上制作第一金属层的步骤包括:
S201、在所述光阻部和未被所述光阻部覆盖的氧化物半导体层上依次制作第一绝缘层和第一金属层;
如图5所示,在所述光阻部19和未被所述光阻部19覆盖的氧化物半导体层13上依次制作第一绝缘层14和第一金属层15,从而避免在氧化物半导体层13的上表面残留Si,避免引入过多的杂质,从而避免沟道的电子浓度降低,进一步提高导电性。其中栅绝缘层14的材料为Si2O3或Al2O3,厚度范围为100~500μm。
可以采用化学气相沉积方法沉积栅绝缘层14。在一实施方式中,采用物理气相沉积方法沉积第一金属层15。
上述步骤S105,所述将所述光阻部剥离,以将位于所述光阻部上的第一金属层剥离,使与所述栅极限定区域对应的第一金属层保留,得到栅极的步骤包括:
S202、将所述光阻部剥离,以将位于所述光阻部上的第一绝缘层和第一金属层剥离,以使与所述栅极限定区域对应的第一绝缘层和第一金属层保留,分别得到栅绝缘层和栅极。
例如,如图6所示,将所述光阻部19剥离的同时将位于所述光阻部19上的第一绝缘层14和第一金属层15剥离,以使与所述栅极限定区域对应的第一绝缘层14和第一金属层15保留,分别得到栅绝缘层141和栅极151。也即将未被所述光阻部19覆盖的氧化物半导体层13上的第一绝缘层14和第一金属层15保留,得到栅绝缘层141和栅极151。
比如,利用光阻剥离工艺,将栅极限定区域以外的栅绝缘层14和第一金属层15剥离掉,进而得到栅绝缘层141和栅极151。
由于采用剥离工艺制作栅极,相比于刻蚀工艺,避免对氧化物半导体层的上表面造成的损伤,减少缺陷态,提高器件的导电性。此外,同时栅绝缘层也采用剥离工艺制作得到,因此减少杂质的引入,避免沟道的电子浓度降低,进一步提高导电性。
本发明的显示面板的制作方法,通过在衬底基板上依次制作缓冲层和氧化物半导体层;在所述氧化物半导体层上制作光阻层,并对所述光阻层进行图案化处理,将与栅极限定区域对应的光阻层去除,得到光阻部;在所述光阻部和未被所述光阻部覆盖的氧化物半导体层上制作第一金属层;以及将所述光阻部剥离,以将位于所述光阻部上的第一金属层剥离,使与所述栅极限定区域对应的第一金属层保留,得到栅极;由于采用剥离工艺制作栅极,避免对氧化物半导体层的上表面造成的损伤,提高了器件的导电性。
综上所述,虽然本发明已以优选实施例揭露如上,但上述优选实施例并非用以限制本发明,本领域的普通技术人员,在不脱离本发明的精神和范围内,均可作各种更动与润饰,因此本发明的保护范围以权利要求界定的范围为准。
Claims (9)
1.一种显示面板的制作方法,其特征在于,包括:
在衬底基板上依次制作缓冲层和氧化物半导体层;
在所述氧化物半导体层上制作光阻层,并对所述光阻层进行图案化处理,将与栅极限定区域对应的光阻层去除,得到光阻部;
在所述光阻部和未被所述光阻部覆盖的氧化物半导体层上制作第一金属层;
将所述光阻部剥离,以将位于所述光阻部上的第一金属层剥离,使与所述栅极限定区域对应的第一金属层保留,得到栅极;
在所述栅极以及未被所述栅极覆盖的氧化物半导体层上制作平坦层;在所述平坦层上制作第一过孔和第二过孔;
在所述平坦层上制作源极和漏极;其中所述源极通过所述第一过孔与所述氧化物半导体层连接,所述漏极通过所述第二过孔与所述氧化物半导体层连接。
2.根据权利要求1所述的显示面板的制作方法,其特征在于,所述在所述光阻部和未被所述光阻部覆盖的氧化物半导体层上制作第一金属层的步骤包括:
在所述光阻部和未被所述光阻部覆盖的氧化物半导体层上依次制作第一绝缘层和第一金属层;
所述将所述光阻部剥离,以将位于所述光阻部上的第一金属层剥离,使与所述栅极限定区域对应的第一金属层保留,得到栅极的步骤包括:
将所述光阻部剥离,以将位于所述光阻部上的第一绝缘层和第一金属层剥离,以使与所述栅极限定区域对应的第一绝缘层和第一金属层保留,分别得到栅绝缘层和栅极。
3.根据权利要求1所述的显示面板的制作方法,其特征在于,所述将所述光阻部剥离的步骤包括:
采用光阻剥离工艺将所述光阻部剥离。
4.根据权利要求1所述的显示面板的制作方法,其特征在于,所述光阻层的厚度大于或等于所述第一金属层的厚度。
5.根据权利要求4所述的显示面板的制作方法,其特征在于,所述光阻层的厚度大于或等于200μm。
6.根据权利要求1所述的显示面板的制作方法,其特征在于,所述光阻层的材料为负性光阻材料。
7.根据权利要求1所述的显示面板的制作方法,其特征在于,所述第一金属层的截面结构包括Mo/Al/Mo或者Mo/Cu/Mo。
8.根据权利要求1所述的显示面板的制作方法,其特征在于,所述平坦层的材料包括SiO2和Al2O3中的至少一种。
9.根据权利要求1所述的显示面板的制作方法,其特征在于,所述氧化物半导体层的材料为IGZO。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910505464.0A CN110265303B (zh) | 2019-06-12 | 2019-06-12 | 一种显示面板的制作方法 |
US16/617,797 US11158724B1 (en) | 2019-06-12 | 2019-08-06 | Method of manufacturing display panel |
PCT/CN2019/099356 WO2020248349A1 (zh) | 2019-06-12 | 2019-08-06 | 一种显示面板的制作方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910505464.0A CN110265303B (zh) | 2019-06-12 | 2019-06-12 | 一种显示面板的制作方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN110265303A CN110265303A (zh) | 2019-09-20 |
CN110265303B true CN110265303B (zh) | 2021-04-02 |
Family
ID=67917844
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201910505464.0A Active CN110265303B (zh) | 2019-06-12 | 2019-06-12 | 一种显示面板的制作方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US11158724B1 (zh) |
CN (1) | CN110265303B (zh) |
WO (1) | WO2020248349A1 (zh) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61105870A (ja) * | 1984-10-30 | 1986-05-23 | Seiko Epson Corp | 薄膜トランジスタの製造方法 |
JPS61121366A (ja) * | 1984-11-16 | 1986-06-09 | Matsushita Electric Ind Co Ltd | 薄膜トランジスタの製造方法 |
CN107146773A (zh) * | 2017-05-15 | 2017-09-08 | 深圳市华星光电技术有限公司 | Tft基板的制作方法 |
CN108122759A (zh) * | 2016-11-30 | 2018-06-05 | 京东方科技集团股份有限公司 | 薄膜晶体管及其制作方法、阵列基板及显示装置 |
CN108538860A (zh) * | 2018-04-27 | 2018-09-14 | 武汉华星光电技术有限公司 | 顶栅型非晶硅tft基板的制作方法 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4502575B2 (ja) * | 2002-11-06 | 2010-07-14 | 奇美電子股▲ふん▼有限公司 | 表示装置の配線形成方法 |
US8569121B2 (en) * | 2011-11-01 | 2013-10-29 | International Business Machines Corporation | Graphene and nanotube/nanowire transistor with a self-aligned gate structure on transparent substrates and method of making same |
WO2013126458A1 (en) * | 2012-02-24 | 2013-08-29 | Skyworks Solutions, Inc. | Improved structures, devices and methods releated to copper interconnects for compound semiconductors |
US10347769B2 (en) * | 2013-03-25 | 2019-07-09 | Semiconductor Energy Laboratory Co., Ltd. | Thin film transistor with multi-layer source/drain electrodes |
CN105448823A (zh) * | 2015-12-28 | 2016-03-30 | 昆山龙腾光电有限公司 | 氧化物薄膜晶体管阵列基板及制作方法与液晶显示面板 |
CN105938800A (zh) * | 2016-07-01 | 2016-09-14 | 深圳市华星光电技术有限公司 | 薄膜晶体管的制造方法及阵列基板的制造方法 |
CN106847704B (zh) * | 2017-02-09 | 2020-05-01 | 京东方科技集团股份有限公司 | 对金属层表面粗糙化处理的方法、薄膜晶体管及制作方法 |
CN106952825A (zh) * | 2017-03-15 | 2017-07-14 | 深圳市华星光电技术有限公司 | Tft的制造方法及阵列基板的制造方法 |
CN106876477B (zh) * | 2017-03-20 | 2019-09-03 | 京东方科技集团股份有限公司 | 一种图案化目标膜层、薄膜晶体管、阵列基板及制作方法 |
US10153354B2 (en) | 2017-05-15 | 2018-12-11 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | TFT substrate manufacturing method |
-
2019
- 2019-06-12 CN CN201910505464.0A patent/CN110265303B/zh active Active
- 2019-08-06 US US16/617,797 patent/US11158724B1/en active Active
- 2019-08-06 WO PCT/CN2019/099356 patent/WO2020248349A1/zh active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61105870A (ja) * | 1984-10-30 | 1986-05-23 | Seiko Epson Corp | 薄膜トランジスタの製造方法 |
JPS61121366A (ja) * | 1984-11-16 | 1986-06-09 | Matsushita Electric Ind Co Ltd | 薄膜トランジスタの製造方法 |
CN108122759A (zh) * | 2016-11-30 | 2018-06-05 | 京东方科技集团股份有限公司 | 薄膜晶体管及其制作方法、阵列基板及显示装置 |
CN107146773A (zh) * | 2017-05-15 | 2017-09-08 | 深圳市华星光电技术有限公司 | Tft基板的制作方法 |
CN108538860A (zh) * | 2018-04-27 | 2018-09-14 | 武汉华星光电技术有限公司 | 顶栅型非晶硅tft基板的制作方法 |
Also Published As
Publication number | Publication date |
---|---|
WO2020248349A1 (zh) | 2020-12-17 |
US11158724B1 (en) | 2021-10-26 |
US20210336037A1 (en) | 2021-10-28 |
CN110265303A (zh) | 2019-09-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8269232B2 (en) | TFT LCD array substrate and manufacturing method thereof | |
KR101592328B1 (ko) | 어레이 기판 및 이의 제조방법 | |
US8728861B2 (en) | Fabrication method for ZnO thin film transistors using etch-stop layer | |
TWI473273B (zh) | 薄膜電晶體、畫素結構及其製造方法 | |
CN108933179B (zh) | 一种薄膜晶体管及其制作方法 | |
KR101246789B1 (ko) | 어레이 기판 및 이의 제조방법 | |
WO2018090482A1 (zh) | 阵列基板及其制备方法、显示装置 | |
CN109065551B (zh) | Tft阵列基板的制造方法及tft阵列基板 | |
CN110993695B (zh) | Gsd tft器件及其制作方法 | |
US20160315201A1 (en) | Display device | |
KR101051586B1 (ko) | 2개의 포토 마스크를 이용한 박막 트랜지스터의 제조 방법 | |
CN111048592B (zh) | 一种薄膜场效应晶体管结构及制作方法 | |
US10361261B2 (en) | Manufacturing method of TFT substrate, TFT substrate, and OLED display panel | |
CN112071867A (zh) | 主动开关阵列基板、薄膜晶体管阵列基板的制造方法 | |
US10529750B2 (en) | LTPS array substrate and method for producing the same | |
CN109378320B (zh) | 一种阵列基板及其制备方法 | |
TWI645512B (zh) | 薄膜電晶體基板及其製備方法 | |
CN112103246A (zh) | 一种tft阵列基板结构及制作方法 | |
CN110265303B (zh) | 一种显示面板的制作方法 | |
CN109256397B (zh) | 显示基板及其制备方法、显示装置 | |
CN110634957A (zh) | Tft器件及其制备方法、tft阵列基板、显示装置 | |
US10497724B2 (en) | Manufacturing method of a thin film transistor and manufacturing method of an array substrate | |
WO2012005030A1 (ja) | 薄膜トランジスタ、その製造方法、および表示装置 | |
CN212991099U (zh) | 一种tft阵列基板结构 | |
KR100684175B1 (ko) | 전기발광 소자의 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |