CN1098487C - 用于影响数据处理器中的顺序指令处理的方法和装置 - Google Patents

用于影响数据处理器中的顺序指令处理的方法和装置 Download PDF

Info

Publication number
CN1098487C
CN1098487C CN98121455A CN98121455A CN1098487C CN 1098487 C CN1098487 C CN 1098487C CN 98121455 A CN98121455 A CN 98121455A CN 98121455 A CN98121455 A CN 98121455A CN 1098487 C CN1098487 C CN 1098487C
Authority
CN
China
Prior art keywords
instruction
data processor
postpone
predetermined
interrupt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN98121455A
Other languages
English (en)
Chinese (zh)
Other versions
CN1216375A (zh
Inventor
威廉姆·C·莫叶
杰福里·W·斯考特
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of CN1216375A publication Critical patent/CN1216375A/zh
Application granted granted Critical
Publication of CN1098487C publication Critical patent/CN1098487C/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30094—Condition code generation, e.g. Carry, Zero flag
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30079—Pipeline control instructions, e.g. multicycle NOP
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Debugging And Monitoring (AREA)
CN98121455A 1997-11-03 1998-11-02 用于影响数据处理器中的顺序指令处理的方法和装置 Expired - Lifetime CN1098487C (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US963,321 1997-11-03
US08/963,321 US6000029A (en) 1997-11-03 1997-11-03 Method and apparatus for affecting subsequent instruction processing in a data processor
US963321 1997-11-03

Publications (2)

Publication Number Publication Date
CN1216375A CN1216375A (zh) 1999-05-12
CN1098487C true CN1098487C (zh) 2003-01-08

Family

ID=25507071

Family Applications (1)

Application Number Title Priority Date Filing Date
CN98121455A Expired - Lifetime CN1098487C (zh) 1997-11-03 1998-11-02 用于影响数据处理器中的顺序指令处理的方法和装置

Country Status (8)

Country Link
US (2) US6000029A (enExample)
EP (1) EP0913767B1 (enExample)
JP (2) JP4883824B2 (enExample)
KR (1) KR100588790B1 (enExample)
CN (1) CN1098487C (enExample)
DE (1) DE69810064T2 (enExample)
SG (2) SG101487A1 (enExample)
TW (1) TW494363B (enExample)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7805724B1 (en) * 1998-05-27 2010-09-28 Arc International I.P., Inc. Apparatus, method and computer program for dynamic slip control in real-time scheduling
JP2000330785A (ja) * 1999-05-18 2000-11-30 Sharp Corp 実時間プロセッサおよび命令実行方法
US6618800B1 (en) * 2000-01-18 2003-09-09 Systemonic Ag Procedure and processor arrangement for parallel data processing
GB2369464B (en) 2000-11-27 2005-01-05 Advanced Risc Mach Ltd A data processing apparatus and method for saving return state
US6857036B2 (en) * 2001-07-17 2005-02-15 Hewlett Packard Development Company, L.P. Hardware method for implementing atomic semaphore operations using code macros
US20030154347A1 (en) * 2002-02-12 2003-08-14 Wei Ma Methods and apparatus for reducing processor power consumption
US7542566B2 (en) 2003-04-18 2009-06-02 Ip-First, Llc Apparatus and method for performing transparent cipher block chaining mode cryptographic functions
US7536560B2 (en) 2003-04-18 2009-05-19 Via Technologies, Inc. Microprocessor apparatus and method for providing configurable cryptographic key size
US7532722B2 (en) * 2003-04-18 2009-05-12 Ip-First, Llc Apparatus and method for performing transparent block cipher cryptographic functions
US7519833B2 (en) 2003-04-18 2009-04-14 Via Technologies, Inc. Microprocessor apparatus and method for enabling configurable data block size in a cryptographic engine
US7502943B2 (en) 2003-04-18 2009-03-10 Via Technologies, Inc. Microprocessor apparatus and method for providing configurable cryptographic block cipher round results
US7925891B2 (en) 2003-04-18 2011-04-12 Via Technologies, Inc. Apparatus and method for employing cryptographic functions to generate a message digest
US7900055B2 (en) 2003-04-18 2011-03-01 Via Technologies, Inc. Microprocessor apparatus and method for employing configurable block cipher cryptographic algorithms
US7392400B2 (en) 2003-04-18 2008-06-24 Via Technologies, Inc. Microprocessor apparatus and method for optimizing block cipher cryptographic functions
US7321910B2 (en) 2003-04-18 2008-01-22 Ip-First, Llc Microprocessor apparatus and method for performing block cipher cryptographic functions
US7844053B2 (en) 2003-04-18 2010-11-30 Ip-First, Llc Microprocessor apparatus and method for performing block cipher cryptographic functions
US7529367B2 (en) 2003-04-18 2009-05-05 Via Technologies, Inc. Apparatus and method for performing transparent cipher feedback mode cryptographic functions
US7529368B2 (en) 2003-04-18 2009-05-05 Via Technologies, Inc. Apparatus and method for performing transparent output feedback mode cryptographic functions
US7539876B2 (en) 2003-04-18 2009-05-26 Via Technologies, Inc. Apparatus and method for generating a cryptographic key schedule in a microprocessor
CN100495324C (zh) * 2006-07-27 2009-06-03 中国科学院计算技术研究所 复杂指令集体系结构中的深度优先异常处理方法
US9317460B2 (en) 2012-06-15 2016-04-19 International Business Machines Corporation Program event recording within a transactional environment
US9336046B2 (en) 2012-06-15 2016-05-10 International Business Machines Corporation Transaction abort processing
US10437602B2 (en) 2012-06-15 2019-10-08 International Business Machines Corporation Program interruption filtering in transactional execution
US20130339680A1 (en) 2012-06-15 2013-12-19 International Business Machines Corporation Nontransactional store instruction
US8880959B2 (en) 2012-06-15 2014-11-04 International Business Machines Corporation Transaction diagnostic block
US8688661B2 (en) 2012-06-15 2014-04-01 International Business Machines Corporation Transactional processing
US9384004B2 (en) 2012-06-15 2016-07-05 International Business Machines Corporation Randomized testing within transactional execution
US8966324B2 (en) 2012-06-15 2015-02-24 International Business Machines Corporation Transactional execution branch indications
US9361115B2 (en) 2012-06-15 2016-06-07 International Business Machines Corporation Saving/restoring selected registers in transactional processing
US9448796B2 (en) 2012-06-15 2016-09-20 International Business Machines Corporation Restricted instructions in transactional execution
US9367323B2 (en) 2012-06-15 2016-06-14 International Business Machines Corporation Processor assist facility
US9348642B2 (en) 2012-06-15 2016-05-24 International Business Machines Corporation Transaction begin/end instructions
US9436477B2 (en) 2012-06-15 2016-09-06 International Business Machines Corporation Transaction abort instruction
US9740549B2 (en) 2012-06-15 2017-08-22 International Business Machines Corporation Facilitating transaction completion subsequent to repeated aborts of the transaction
US9442737B2 (en) 2012-06-15 2016-09-13 International Business Machines Corporation Restricting processing within a processor to facilitate transaction completion
US9772854B2 (en) 2012-06-15 2017-09-26 International Business Machines Corporation Selectively controlling instruction execution in transactional processing
US8682877B2 (en) 2012-06-15 2014-03-25 International Business Machines Corporation Constrained transaction execution
CN110535790B (zh) * 2019-08-23 2022-03-18 天津芯海创科技有限公司 基于semaphore的交换芯片异常报文处理方法
US12039363B2 (en) * 2022-06-29 2024-07-16 Red Hat, Inc. Synchronizing concurrent tasks using interrupt deferral instructions
US20240370261A1 (en) * 2023-05-03 2024-11-07 Texas Instruments Incorporated Systems and Methods Providing Pause for Interrupts and Shared Memory Access

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4435766A (en) * 1981-06-16 1984-03-06 International Business Machines Corporation Nested resource control using locking and unlocking routines with use counter for plural processes
CN85101313A (zh) * 1985-04-01 1987-01-10 坦德姆计算机有限公司 增强的中央处理器(cpu)微转移结构
CN1030835A (zh) * 1987-06-02 1989-02-01 德国Itt工业股份公司 中央处理器
US5499356A (en) * 1989-12-29 1996-03-12 Cray Research, Inc. Method and apparatus for a multiprocessor resource lockout instruction
WO1997030391A1 (en) * 1996-02-16 1997-08-21 Advanced Micro Devices, Inc. A method and system for enabling and disabling functions in a peripheral device of a processor system

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5440049A (en) * 1977-09-06 1979-03-28 Toshiba Corp Information process system
US4236204A (en) 1978-03-13 1980-11-25 Motorola, Inc. Instruction set modifier register
US4764893A (en) * 1985-04-26 1988-08-16 International Business Machines Corporation Noise-immune interrupt level sharing
JPH03210649A (ja) * 1990-01-12 1991-09-13 Fujitsu Ltd マイクロコンピュータおよびそのバスサイクル制御方法
JP2665813B2 (ja) * 1990-02-23 1997-10-22 三菱電機株式会社 記憶制御装置
JPH05508496A (ja) * 1990-06-11 1993-11-25 クレイ、リサーチ、インコーポレーテッド 命令をロードおよびフラグする方法および装置
JPH0467229A (ja) * 1990-07-06 1992-03-03 Hitachi Ltd マイクロプロセッサおよびメモリシステム
JPH0474229A (ja) * 1990-07-17 1992-03-09 Toshiba Corp 情報処理装置
JPH04306735A (ja) * 1991-04-04 1992-10-29 Toshiba Corp 非同期割込み禁止機構
US5301312A (en) * 1991-08-21 1994-04-05 International Business Machines Corporation Method and system for utilizing benign fault occurrence to measure interrupt-blocking times
US5283870A (en) * 1991-10-04 1994-02-01 Bull Hn Information Systems Inc. Method and apparatus for avoiding processor deadly embrace in a multiprocessor system
JPH05143322A (ja) * 1991-11-15 1993-06-11 Sanyo Electric Co Ltd マイクロコンピユータ
EP0555680B1 (en) * 1992-02-14 1999-10-13 Motorola, Inc. A method and apparatus for determining instruction execution ordering in a data processing system
US5590380A (en) * 1992-04-22 1996-12-31 Kabushiki Kaisha Toshiba Multiprocessor system with processor arbitration and priority level setting by the selected processor
JPH06110846A (ja) * 1992-09-25 1994-04-22 Fujitsu Ltd 排他制御方式

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4435766A (en) * 1981-06-16 1984-03-06 International Business Machines Corporation Nested resource control using locking and unlocking routines with use counter for plural processes
CN85101313A (zh) * 1985-04-01 1987-01-10 坦德姆计算机有限公司 增强的中央处理器(cpu)微转移结构
CN1030835A (zh) * 1987-06-02 1989-02-01 德国Itt工业股份公司 中央处理器
US5499356A (en) * 1989-12-29 1996-03-12 Cray Research, Inc. Method and apparatus for a multiprocessor resource lockout instruction
WO1997030391A1 (en) * 1996-02-16 1997-08-21 Advanced Micro Devices, Inc. A method and system for enabling and disabling functions in a peripheral device of a processor system

Also Published As

Publication number Publication date
JP4883824B2 (ja) 2012-02-22
US6000029A (en) 1999-12-07
CN1216375A (zh) 1999-05-12
KR19990044957A (ko) 1999-06-25
SG71861A1 (en) 2000-04-18
JPH11219302A (ja) 1999-08-10
EP0913767A3 (en) 2000-01-26
EP0913767A2 (en) 1999-05-06
EP0913767B1 (en) 2002-12-11
KR100588790B1 (ko) 2006-10-04
JP4750865B2 (ja) 2011-08-17
US6237089B1 (en) 2001-05-22
SG101487A1 (en) 2004-01-30
HK1020218A1 (en) 2000-03-31
DE69810064T2 (de) 2003-04-17
DE69810064D1 (de) 2003-01-23
JP2009104675A (ja) 2009-05-14
TW494363B (en) 2002-07-11

Similar Documents

Publication Publication Date Title
CN1098487C (zh) 用于影响数据处理器中的顺序指令处理的方法和装置
CA1223371A (en) System for by-pass control in pipeline operation of computer
US4177513A (en) Task handling apparatus for a computer system
CN113535423A (zh) 具有在预置未来时间执行指令的流水线控制的微处理器
KR0185979B1 (ko) 디지탈 데이타 프로세서 및 그 동작 방법
EP0533337A1 (en) Apparatus and method for resolving dependencies among a plurality of instructions within a storage device
CN1309350A (zh) 包含一个中断强制寄存器的灵活中断控制器
CN1013067B (zh) 紧配合的多处理器指令同步
EP0735462A2 (en) Method and apparatus for selectively controlling interrupt latency in a data processing system
EP0777877B1 (en) Processing system, processor, memory storing instruction stream and compiler
US7376820B2 (en) Information processing unit, and exception processing method for specific application-purpose operation instruction
EP0482200B1 (en) Interrupt processing system
US5778247A (en) Multi-pipeline microprocessor with data precision mode indicator
JP3822568B2 (ja) イベント処理
US6070218A (en) Interrupt capture and hold mechanism
EP0497579B1 (en) Circuit for executing conditional branch instructions in a pipelined processor
US20100095304A1 (en) Information processing device and load arbitration control method
US5283891A (en) Error information saving apparatus of computer
HK1020218B (en) A method and apparatus for affecting subsequent instruction processing in a data processor
US7124288B2 (en) Programmable unit with a stack buffer storage device configurable into discrete shadow storage elements accessible by a plurality of command execution units
CN1627253A (zh) 条件控制管理装置及方法
JP2990800B2 (ja) 割込み処理装置
CN1133124C (zh) 程序管理/数据处理分离式体系结构的数字信号处理器
EP0211487A1 (en) Conditional operations in computers
CN120066579A (zh) 一种基于risc-v的中断及异常处理系统、方法及处理器

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: FREEDOM SEMICONDUCTORS CO.

Free format text: FORMER OWNER: MOTOROLA, INC.

Effective date: 20040820

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20040820

Address after: Texas in the United States

Patentee after: FreeScale Semiconductor

Address before: Illinois Instrunment

Patentee before: Motorola, Inc.

C56 Change in the name or address of the patentee

Owner name: FISICAL SEMICONDUCTOR INC.

Free format text: FORMER NAME: FREEDOM SEMICONDUCTOR CORP.

CP01 Change in the name or title of a patent holder

Address after: Texas in the United States

Patentee after: FREESCALE SEMICONDUCTOR, Inc.

Address before: Texas in the United States

Patentee before: FreeScale Semiconductor

CX01 Expiry of patent term

Granted publication date: 20030108

CX01 Expiry of patent term