CN106298645A - 一种tft基板的制备方法 - Google Patents

一种tft基板的制备方法 Download PDF

Info

Publication number
CN106298645A
CN106298645A CN201610683532.9A CN201610683532A CN106298645A CN 106298645 A CN106298645 A CN 106298645A CN 201610683532 A CN201610683532 A CN 201610683532A CN 106298645 A CN106298645 A CN 106298645A
Authority
CN
China
Prior art keywords
layer
preparation
tft
substrate
tft substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201610683532.9A
Other languages
English (en)
Other versions
CN106298645B (zh
Inventor
张晓星
周星宇
徐源竣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to CN201610683532.9A priority Critical patent/CN106298645B/zh
Priority to PCT/CN2016/100576 priority patent/WO2018032579A1/zh
Priority to US15/323,648 priority patent/US10192903B2/en
Publication of CN106298645A publication Critical patent/CN106298645A/zh
Application granted granted Critical
Publication of CN106298645B publication Critical patent/CN106298645B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1251Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs comprising TFTs having a different architecture, e.g. top- and bottom gate TFTs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/127Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H01L27/1274Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
    • H01L27/1277Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor using a crystallisation promoting species, e.g. local introduction of Ni catalyst
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/0217Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02587Structure
    • H01L21/0259Microstructure
    • H01L21/02592Microstructure amorphous
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02656Special treatments
    • H01L21/02664Aftertreatments
    • H01L21/02667Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H01L21/02675Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • H01L21/26513Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/3115Doping the insulating layers
    • H01L21/31155Doping the insulating layers by ion implantation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1218Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or structure of the substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1248Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/127Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H01L27/1274Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/127Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H01L27/1274Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
    • H01L27/1285Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor using control of the annealing or irradiation parameters, e.g. using different scanning direction or intensity for different transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/167Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table further characterised by the doping material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • H01L29/6675Amorphous silicon or polysilicon transistors
    • H01L29/66757Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • H01L29/6675Amorphous silicon or polysilicon transistors
    • H01L29/66765Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651Silicon transistors
    • H01L29/7866Non-monocrystalline silicon transistors
    • H01L29/78672Polycrystalline or microcrystalline silicon transistor
    • H01L29/78675Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651Silicon transistors
    • H01L29/7866Non-monocrystalline silicon transistors
    • H01L29/78672Polycrystalline or microcrystalline silicon transistor
    • H01L29/78678Polycrystalline or microcrystalline silicon transistor with inverted-type structure, e.g. with bottom gate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/121Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
    • H10K59/1213Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/122Pixel-defining structures or layers, e.g. banks
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/123Connection of the pixel electrodes to the thin film transistors [TFT]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K71/00Manufacture or treatment specially adapted for the organic devices covered by this subclass
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K71/00Manufacture or treatment specially adapted for the organic devices covered by this subclass
    • H10K71/40Thermal treatment, e.g. annealing in the presence of a solvent vapour
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L2021/775Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate comprising a plurality of TFTs on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02656Special treatments
    • H01L21/02664Aftertreatments
    • H01L21/02667Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H01L21/02675Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
    • H01L21/02686Pulsed laser beam
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/1201Manufacture or treatment

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Ceramic Engineering (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Geometry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Toxicology (AREA)
  • Optics & Photonics (AREA)
  • Health & Medical Sciences (AREA)
  • Thin Film Transistor (AREA)
  • Recrystallisation Techniques (AREA)

Abstract

本发明提供了一种TFT基板的制备方法。方法包括在基板上沉积缓冲层;在缓冲层上沉积第一非晶硅层,准分子激光退火处理转变为第一多晶硅层;图案化得到第一有源层;沉积栅极绝缘层,在栅极绝缘层上沉积M1层和层间绝缘层,沉积第二非晶硅层,形成第二有源层,形成过孔;沉积M2层,并对源漏电极层进行图案化,同时在第二有源层表面形成沟道;沉浸钝化层,并对钝化层图案化,在钝化层上沉积平坦层,在所述平坦层上位于所述显示TFT区域形成第四过孔,在平坦层上沉积阳极电极和像素定义层,并进行图形定义,即完成TFT基板的制备。本发明将TFT基板中驱动TFT区域和显示TFT区域的主动层用不同的技术制造,以满足不同TFT的需求。

Description

一种TFT基板的制备方法
技术领域
本发明涉及显示技术领域,尤其涉及一种TFT基板的制备方法。
背景技术
低温多晶硅(LTPS)技术是新一代TFT基板的制造技术,与传统非晶硅(a-Si)技术的最大差异在于,低温多晶硅显示器反应速度较快,且有高亮度、高解析度与低耗电量等优点。多晶硅(Poly-Si)具有优异的电学性能,对于主动式矩阵有机发光二极管具有较好的驱动能力。因此,基于低温多晶硅季度的AMOLED显示背板目前被广泛使用。
基于单纯的LTPS技术或者oxide技术的AMOLED显示背板是目前广为应用的背板制作方法,两者均有较好的电学性能可以有很好的AMOLED驱动能力。另外新的SPC结晶方式有较好的均一性和低的漏电,以及较好的稳定性,也成为AMOLED的背板制作较好的方式。
LTPS目前由ELA(excimer laser annealing)技术结晶,利用激光的瞬间脉冲照射到非晶硅表面,使其溶化并重新结晶。但是ELA结晶技术对于晶格的均一性和晶格结晶方向不能做到有效控制,所以结晶状况在整个基板的分布上很不均匀,造成显示效果画面的长程不均一,有mura出现,且漏电较高。
发明内容
针对上述现有技术中的问题,本申请一种TFT基板的制备方法。
本发明提供一种TFT基板的制备方法,包括:
步骤101:提供基板,所述基板包括驱动TFT区域和显示TFT区域,在所述基板上沉积缓冲层;
步骤102:在所述缓冲层上沉积第一非晶硅层,并对所述第一非晶硅层进行准分子激光退火处理(ELA scan),使所述第一非晶硅层结晶转变为第一多晶硅层;
对所述第一多晶硅层进行图案化处理,得到位于所述驱动TFT区域的第一有源层;
步骤103:在所述第一有源层及缓冲层上沉积栅极绝缘层,
在所述栅极绝缘层上沉积并图案化第一金属层(M1层),分别对应第一有源层的位置处形成第一栅电极,作为顶栅结构;对应未设置第一有源层的位置处形成第二栅电极,作为底栅结构;
步骤104:利用第一栅电极和第二栅电极作为遮挡层,对栅极绝缘层进行离子植入;
步骤105:然后在栅极绝缘层、第一栅电极和第二栅电极上沉积层间绝缘层,并在所述层间绝缘层上沉积第二非晶硅层,然后对第二非晶硅层进行离子植入,接着对所述第二非晶硅层进行固相晶化(SPC),使所述第二非晶硅层结晶转变为第二多晶硅层;
对所述第二多晶硅层进行图案化处理,形成第二有源层,第二有源层位于与第二栅电极相对应的位置处;
步骤106:在所述栅极绝缘层和层间绝缘层上对应所述第一有源层形成第一过孔和第二过孔,在所述层间绝缘层上对应所述第二栅电极形成第三过孔;
步骤107:沉积源漏电极层(M2层),并对源漏电极层进行图案化,同时在第二有源层表面形成沟道;
步骤108:沉浸钝化层,并对钝化层图案化,然后在钝化层上沉积平坦层,在所述平坦层上位于所述显示TFT区域的位置处形成第四过孔,所述第四过孔延伸至源漏电极层表面;
步骤109:在所述平坦层上沉积阳极电极,阳极电极经由第四过孔与所述源漏电极层相接触,然后沉积像素定义层,并进行图形定义,即完成TFT基板的制备。
进一步的,所述基板为玻璃基板。
进一步的,所述缓冲层的材料为氧化硅、氮化硅或二者的组合。
进一步的,所述栅极绝缘层的厚度为50nm~500nm。
优选的栅极绝缘层的厚度为100nm~200nm。
进一步的,所述层间绝缘层的材料为氧化硅、氮化硅或二者的组合。
进一步的,所述层间绝缘层的厚度为100nm~300nm。
优选的层间绝缘层的厚度为200nm。
进一步的,对第二非晶硅层进行离子植入,植入的为B离子。
进一步的,所述钝化层的厚度为50nm~300nm。
优选的钝化层的厚度为100nm~200nm。
进一步的,所述平坦层的厚度为100nm~500nm。
优选的平坦层的厚度为200nm~300nm。
进一步的,所述像素定义层的厚度为300nm~900nm。
优选的像素定义层的厚度为400nm~500nm。
本发明的有益效果:
本发明将TFT基板中驱动TFT区域和显示TFT区域的主动层用不同的技术制造,以满足不同TFT的需求。其中显示TFT区域需要较短的开关时间和漏电流,而驱动TFT区域需要足够的电子迁移率和电流输出均一性,以提高发光均一程度。本发明针对驱动TFT区域的非晶硅层进行准分子激光退火处理,获得LTPS TFT,同时对显示TFT区域的非晶硅层进行固相晶化(SPC),获得SPC poly TFT,来满足显示面板对不同TFT的特性要求。显示TFT区域采用LTPS的TFT,发挥其相应快速,器件较小的优势;而驱动TFT区域采用SPC poly TFT,可以做成电流恒定型的OLED器件,并且迁移率高,可靠性好,寄生电容小。二者配合,可以有效解决画面不均和降低功耗的要求。既可以节省制程支出,又可以提高OLED发光均一性。
上述技术特征可以各种适合的方式组合或由等效的技术特征来替代,只要能够达到本发明的目的。
附图说明
在下文中将基于实施例并参考附图来对本发明进行更详细的描述。其中:
图1为本发明实施例的方法流程图;
图2为本发明实施例中在基板上沉积缓冲层的示意图;
图3为本发明实施例中在缓冲层上沉积第一非晶硅层的示意图;
图4为本发明实施例中位于驱动TFT区域形成第一有源层的示意图;
图5为本发明实施例中在第一有源层及缓冲层上沉积栅极绝缘层和第一金属层的示意图;
图6为本发明实施例中对栅极绝缘层进行离子植入的示意图;
图7为本发明实施例中在栅极绝缘层、第一栅电极和第二栅电极上沉积层间绝缘层及第二非晶硅层的示意图;
图8为本发明实施例中在第二栅电极相对应的位置处形成第二有源层的示意图;
图9为本发明实施例中在第一有源层和第二栅电极形成过孔的示意图;
图10为本发明实施例中沉积源漏电极层的示意图;
图11为本发明实施例中沉浸钝化层和平坦层的示意图;
图12为本发明实施例中制备的TFT基板的结构示意图。
在附图中,相同的部件使用相同的附图标记。附图并未按照实际的比例。
具体实施方式
下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。
如图1所示为根据本发明的一个实施例的方法流程图,以下参考图1来对本发明所述的TFT基板的制备方法进行详细说明。
在步骤101中,提供基板1,所述基板包括驱动TFT区域和显示TFT区域,在所述基板上沉积缓冲层2。
具体的,所述基板为玻璃基板。
具体的,通过物理气相沉积法、化学气相沉积法或是电浆辅助化学气相沉积法沉积缓冲层。
如图2所示,图2为本发明实施例中在基板上沉积缓冲层的示意图,1为基板,2为缓冲层。
具体的,所述缓冲层2的材料为氧化硅、氮化硅或二者的组合。
本实施例优选的是氧化硅。
接下来在步骤102中,在所述缓冲层2上沉积第一非晶硅层21,并对所述第一非晶硅层21进行准分子激光退火处理(ELAscan),使所述第一非晶硅层结晶转变为第一多晶硅层;
如图3所示,图3为本发明实施例中在缓冲层上沉积第一非晶硅层的示意图,1为基板,2为缓冲层,21为第一非晶硅层。
对所述第一多晶硅层进行图案化处理,得到位于所述驱动TFT区域的第一有源层3。
如图4所示,图4为本发明实施例中位于驱动TFT区域形成第一有源层的示意图,1为基板,2为缓冲层,3为第一有源层。
具体的,通过旋涂或者打印等方式沉积第一非晶硅层。
对所述非晶硅层进行准分子激光退火处理(ELAscan)以形成所述多晶硅层,以将所述非晶硅层熔融使所述非晶硅层内的硅分子再结晶,以形成所述多晶硅层,以作为有源层的材质层。
在步骤103中,在所述第一有源层3及缓冲层2上沉积栅极绝缘层4,
在所述栅极绝缘层4上沉积并图案化第一金属层(M1层),分别对应第一有源层3的位置处形成第一栅电极51,作为顶栅结构;对应未设置第一有源层3的位置处形成第二栅电极52,作为底栅结构。
如图5所示,图5为本发明实施例中在第一有源层及缓冲层上沉积栅极绝缘层和第一金属层的示意图,1为基板,2为缓冲层,3为第一有源层,4为栅极绝缘层,51为第一栅电极,52为第二栅电极。
具体的,通过旋涂或者打印等方式沉积栅极绝缘层。
所述栅极绝缘层为无机绝缘层或者有机绝缘层,无机绝缘层为二氧化硅、氮化硅等,有机绝缘层为聚乙烯吡咯烷酮、聚酰亚胺、丙烯等。
具体的,还可以对栅极绝缘层表面进行等离子体处理,以修复该栅极绝缘层表面的缺陷。
在步骤104中,利用第一栅电极51和第二栅电极52作为遮挡层,对栅极绝缘层4进行离子植入;
如图6所示,图6为本发明实施例中对栅极绝缘层进行离子植入的示意图,1为基板,2为缓冲层,3为第一有源层,4为栅极绝缘层,51为第一栅电极,52为第二栅电极。
步骤105中,在栅极绝缘层4、第一栅电极51和第二栅电极52上沉积层间绝缘层6,并在所述层间绝缘层6上沉积第二非晶硅层61,然后对第二非晶硅层61进行离子植入,接着对所述第二非晶硅层61进行固相晶化(SPC),使所述第二非晶硅层结晶转变为第二多晶硅层;
如图7所示,图7为本发明实施例中在栅极绝缘层、第一栅电极和第二栅电极上沉积层间绝缘层及第二非晶硅层的示意图,1为基板,2为缓冲层,3为第一有源层,4为栅极绝缘层,51为第一栅电极,52为第二栅电极,6为层间绝缘层,61为第二非晶硅层。
对所述第二多晶硅层61进行图案化处理,形成第二有源层7,第二有源层7位于与第二栅电极52相对应的位置处;
如图8所示,图8为本发明实施例中在第二栅电极形成第二有源层的示意图,1为基板,2为缓冲层,3为第一有源层,4为栅极绝缘层,51为第一栅电极,52为第二栅电极,6为层间绝缘层,7为第二有源层。
具体的,采用快速热退火(RTA)方法进行固相晶化。具有用时短、耗热少、产量大、过程容易控制的优点。而且晶化后的多晶硅缺陷少、内应力少。在快速热处理过程中,量子效应的作用有:a、在任何处理温度下,增大体扩散和表面扩散系数;b、缩短热处理过程的时间;c、减小微观缺陷密度,从而改善材料性能。
在步骤106中,在所述栅极绝缘层4和层间绝缘层6上对应所述第一有源层3形成第一过孔71和第二过孔72,在所述层间绝缘层6上对应所述第二栅电极52形成第三过孔73;
如图9所示,图9为本发明实施例中在第一有源层3和第二栅电极52上方形成过孔的示意图,1为基板,2为缓冲层,3为第一有源层,4为栅极绝缘层,51为第一栅电极,52为第二栅电极,6为层间绝缘层,7为第二有源层,71为第一过孔,72为第二过孔,73为第三过孔。
在步骤107中,沉积源漏电极层8(M2层),并对源漏电极层8进行图案化,同时在第二有源层7表面形成沟道74;
如图10所示,图10为本发明实施例中沉积源漏电极层的示意图,1为基板,2为缓冲层,3为第一有源层,4为栅极绝缘层,51为第一栅电极,52为第二栅电极,6为层间绝缘层,7为第二有源层,74为沟道,8为源漏电极层。
在步骤108中,沉浸钝化层9,并对钝化层9图案化,然后在钝化层9上沉积平坦层10,在所述平坦层10上位于所述显示TFT区域的位置处形成第四过孔100,所述第四过孔100延伸至源漏电极层8表面;
如图11所示,图11为本发明实施例中沉浸钝化层和平坦层的示意图,1为基板,2为缓冲层,3为第一有源层,4为栅极绝缘层,51为第一栅电极,52为第二栅电极,6为层间绝缘层,7为第二有源层,8为源漏电极层,9为钝化层,10为平坦层,100为第四过孔。
在步骤109中,在所述平坦层10上沉积阳极电极11,阳极电极11经由第四过孔100与所述源漏电极层相接触,然后沉积像素定义层12,并进行图形定义,即完成TFT基板的制备。
如图12所示,图12为本发明实施例中制备的TFT基板的结构示意图,1为基板,2为缓冲层,3为第一有源层,4为栅极绝缘层,51为第一栅电极,52为第二栅电极,6为层间绝缘层,7为第二有源层,8为源漏电极层,9为钝化层,10为平坦层,11为阳极电极,12为像素定义层。
显示TFT区域需要较短的开关时间和漏电流,而驱动TFT区域需要足够的电子迁移率和电流输出均一性,以提高发光均一程度。因此,其中本发明针对驱动TFT区域的非晶硅层进行准分子激光退火处理,获得LTPS TFT,同时对显示TFT区域的非晶硅层进行固相晶化(SPC),获得SPC poly TFT,来满足显示面板对不同TFT的特性要求。显示TFT区域采用LTPS的TFT,发挥其相应快速,器件较小的优势;而驱动TFT区域采用SPC poly TFT,可以做成电流恒定型的OLED器件,并且迁移率高,可靠性好,寄生电容小。二者配合,可以有效解决画面不均和降低功耗的要求。既可以节省制程支出,又可以提高OLED发光均一性。
虽然在本文中参照了特定的实施方式来描述本发明,但是应该理解的是,这些实施例仅仅是本发明的原理和应用的示例。因此应该理解的是,可以对示例性的实施例进行许多修改,并且可以设计出其他的布置,只要不偏离所附权利要求所限定的本发明的精神和范围。应该理解的是,可以通过不同于原始权利要求所描述的方式来结合不同的从属权利要求和本文中所述的特征。还可以理解的是,结合单独实施例所描述的特征可以使用在其他所述实施例中。

Claims (10)

1.一种TFT基板的制备方法,其特征在于,包括:
步骤101:提供基板,所述基板包括驱动TFT区域和显示TFT区域,在所述基板上沉积缓冲层;
步骤102:在所述缓冲层上沉积第一非晶硅层,并对所述第一非晶硅层进行准分子激光退火处理,使所述第一非晶硅层结晶转变为第一多晶硅层;
对所述第一多晶硅层进行图案化处理,得到位于所述驱动TFT区域的第一有源层;
步骤103:在所述第一有源层及缓冲层上沉积栅极绝缘层,
在所述栅极绝缘层上沉积并图案化第一金属层,分别对应第一有源层的位置处形成第一栅电极,对应未设置第一有源层的位置处形成第二栅电极;
步骤104:利用第一栅电极和第二栅电极作为遮挡层,对栅极绝缘层进行离子植入;
步骤105:然后在栅极绝缘层、第一栅电极和第二栅电极上沉积层间绝缘层,并在所述层间绝缘层上沉积第二非晶硅层,然后对第二非晶硅层进行离子植入,接着对所述第二非晶硅层进行固相晶化,使所述第二非晶硅层结晶转变为第二多晶硅层;
对所述第二多晶硅层进行图案化处理,形成第二有源层,第二有源层位于与第二栅电极相对应的位置处;
步骤106:在所述栅极绝缘层和层间绝缘层上对应所述第一有源层形成第一过孔和第二过孔,在所述层间绝缘层上对应所述第二栅电极形成第三过孔;
步骤107:沉积源漏电极层,并对源漏电极层进行图案化,同时在第二有源层表面形成沟道;
步骤108:沉浸钝化层,并对钝化层图案化,然后在钝化层上沉积平坦层,在所述平坦层上位于所述显示TFT区域的位置处形成第四过孔,所述第四过孔延伸至源漏电极层表面;
步骤109:在所述平坦层上沉积阳极电极,阳极电极经由第四过孔与所述源漏电极层相接触,然后沉积像素定义层,并进行图形定义,即完成TFT基板的制备。
2.如权利要求1所述的TFT基板的制备方法,其特征在于,所述基板为玻璃基板。
3.如权利要求1或2所述的TFT基板的制备方法,其特征在于,所述缓冲层的材料为氧化硅、氮化硅或二者的组合。
4.如权利要求3所述的TFT基板的制备方法,其特征在于,所述栅极绝缘层的厚度为50nm~500nm。
5.如权利要求1或2所述的TFT基板的制备方法,其特征在于,所述层间绝缘层的材料为氧化硅、氮化硅或二者的组合。
6.如权利要求5所述的TFT基板的制备方法,其特征在于,所述层间绝缘层的厚度为100nm~300nm。
7.如权利要求1或2所述的TFT基板的制备方法,其特征在于,对第二非晶硅层进行离子植入,植入的为B离子。
8.如权利要求7所述的TFT基板的制备方法,其特征在于,所述钝化层的厚度为50nm~300nm。
9.如权利要求1或2所述的TFT基板的制备方法,其特征在于,所述平坦层的厚度为100nm~500nm。
10.如权利要求9所述的TFT基板的制备方法,其特征在于,所述像素定义层的厚度为300nm~900nm。
CN201610683532.9A 2016-08-17 2016-08-17 一种tft基板的制备方法 Active CN106298645B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201610683532.9A CN106298645B (zh) 2016-08-17 2016-08-17 一种tft基板的制备方法
PCT/CN2016/100576 WO2018032579A1 (zh) 2016-08-17 2016-09-28 一种tft基板的制备方法
US15/323,648 US10192903B2 (en) 2016-08-17 2016-09-28 Method for manufacturing TFT substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610683532.9A CN106298645B (zh) 2016-08-17 2016-08-17 一种tft基板的制备方法

Publications (2)

Publication Number Publication Date
CN106298645A true CN106298645A (zh) 2017-01-04
CN106298645B CN106298645B (zh) 2019-04-02

Family

ID=57678393

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610683532.9A Active CN106298645B (zh) 2016-08-17 2016-08-17 一种tft基板的制备方法

Country Status (3)

Country Link
US (1) US10192903B2 (zh)
CN (1) CN106298645B (zh)
WO (1) WO2018032579A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108538860A (zh) * 2018-04-27 2018-09-14 武汉华星光电技术有限公司 顶栅型非晶硅tft基板的制作方法

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107689390B (zh) * 2017-10-18 2020-05-12 京东方科技集团股份有限公司 像素界定层及其制造方法、显示基板、显示面板
US10692812B2 (en) * 2018-05-15 2020-06-23 Globalfoundries Inc. Interconnects with variable space mandrel cuts formed by block patterning
CN114585891A (zh) * 2020-09-28 2022-06-03 京东方科技集团股份有限公司 柔性传感器

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1313875C (zh) * 2003-11-17 2007-05-02 三星Sdi株式会社 平板显示器及其制造方法
CN101071793A (zh) * 2006-05-11 2007-11-14 统宝光电股份有限公司 平面显示器及其制作方法
CN101546732A (zh) * 2007-12-06 2009-09-30 统宝光电股份有限公司 薄膜晶体管制造方法及具有该薄膜晶体管的显示器
CN102034746A (zh) * 2010-11-08 2011-04-27 昆山工研院新型平板显示技术中心有限公司 一种有源矩阵有机发光显示器阵列基板的制造方法
CN104538429A (zh) * 2014-12-26 2015-04-22 深圳市华星光电技术有限公司 Amoled背板的制作方法及其结构
CN104966718A (zh) * 2015-05-04 2015-10-07 深圳市华星光电技术有限公司 Amoled背板的制作方法及其结构

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8354674B2 (en) * 2007-06-29 2013-01-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device wherein a property of a first semiconductor layer is different from a property of a second semiconductor layer
US8227808B2 (en) * 2007-12-06 2012-07-24 Chimei Innolux Corporation Method for manufacturing thin film transistor (TFT) and OLED display having TFTS manufactured by the same

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1313875C (zh) * 2003-11-17 2007-05-02 三星Sdi株式会社 平板显示器及其制造方法
CN101071793A (zh) * 2006-05-11 2007-11-14 统宝光电股份有限公司 平面显示器及其制作方法
CN101546732A (zh) * 2007-12-06 2009-09-30 统宝光电股份有限公司 薄膜晶体管制造方法及具有该薄膜晶体管的显示器
CN102034746A (zh) * 2010-11-08 2011-04-27 昆山工研院新型平板显示技术中心有限公司 一种有源矩阵有机发光显示器阵列基板的制造方法
CN104538429A (zh) * 2014-12-26 2015-04-22 深圳市华星光电技术有限公司 Amoled背板的制作方法及其结构
CN104966718A (zh) * 2015-05-04 2015-10-07 深圳市华星光电技术有限公司 Amoled背板的制作方法及其结构

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108538860A (zh) * 2018-04-27 2018-09-14 武汉华星光电技术有限公司 顶栅型非晶硅tft基板的制作方法

Also Published As

Publication number Publication date
US10192903B2 (en) 2019-01-29
WO2018032579A1 (zh) 2018-02-22
CN106298645B (zh) 2019-04-02
US20180182786A1 (en) 2018-06-28

Similar Documents

Publication Publication Date Title
CN103745978B (zh) 显示装置、阵列基板及其制作方法
KR101426982B1 (ko) 브리징된 그레인 구조들을 갖는 다결정 실리콘 박막 트래지스터들
CN106057735B (zh) Tft背板的制作方法及tft背板
TWI416588B (zh) 用於製造結晶矽膜及薄膜電晶體的方法
US10312273B2 (en) Low temperature poly-silicon TFT substrate structure and manufacture method thereof
WO2016101392A1 (zh) Amoled背板的制作方法及其结构
CN102543860A (zh) 一种低温多晶硅tft阵列基板的制造方法
CN105070724A (zh) Tft基板的制作方法及制得的tft基板
CN104659285A (zh) 适用于amoled的tft背板制作方法及结构
CN103839825A (zh) 一种低温多晶硅薄膜晶体管、阵列基板及其制作方法
CN106298645A (zh) 一种tft基板的制备方法
CN103219230A (zh) 低温多晶硅的制作方法、低温多晶硅薄膜和薄膜晶体管
CN104701265A (zh) 低温多晶硅tft基板结构及其制作方法
CN107275390A (zh) 薄膜晶体管及其制作方法、阵列基板及显示装置
CN107170759A (zh) 一种阵列基板及其制作方法、显示装置
CN105762196A (zh) 一种薄膜晶体管、其制作方法及相应装置
CN103839826A (zh) 一种低温多晶硅薄膜晶体管、阵列基板及其制作方法
CN103745954B (zh) 显示装置、阵列基板及其制造方法
CN108346562A (zh) 低温多晶硅、薄膜晶体管及阵列基板的制作方法
CN104078621B (zh) 低温多晶硅薄膜晶体管、其制备方法及阵列基板与显示装置
CN106128940B (zh) 一种低温多晶硅薄膜的制备方法
CN103065972A (zh) 一种金属氧化物半导体薄膜及其制备方法与应用
CN106952963B (zh) 一种薄膜晶体管及制作方法、阵列基板、显示装置
CN107819021A (zh) 一种柔性oled显示面板的制备方法及柔性oled显示面板
CN105514035B (zh) 低温多晶硅tft基板的制作方法及低温多晶硅tft基板

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant