CN105895624B - 多芯片堆叠封装结构及其制造方法 - Google Patents

多芯片堆叠封装结构及其制造方法 Download PDF

Info

Publication number
CN105895624B
CN105895624B CN201610037319.0A CN201610037319A CN105895624B CN 105895624 B CN105895624 B CN 105895624B CN 201610037319 A CN201610037319 A CN 201610037319A CN 105895624 B CN105895624 B CN 105895624B
Authority
CN
China
Prior art keywords
chip
weld pad
spacer
opposite
spacing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201610037319.0A
Other languages
English (en)
Other versions
CN105895624A (zh
Inventor
林殿方
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
King Yuan Electronics Co Ltd
Original Assignee
Dawning Leading Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dawning Leading Technology Inc filed Critical Dawning Leading Technology Inc
Publication of CN105895624A publication Critical patent/CN105895624A/zh
Application granted granted Critical
Publication of CN105895624B publication Critical patent/CN105895624B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/48147—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked with an intermediate bond, e.g. continuous wire daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06506—Wire or wire-like electrical connections between devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/0651—Wire or wire-like electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06575—Auxiliary carrier between devices, the carrier having no electrical connection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3512—Cracking

Abstract

本发明是有关于一种多芯片堆叠封装结构及其制造方法，该多芯片封装结构包括：一基板，包括多个电性连接垫；一第一芯片，其一下表面黏贴于该基板上；一第二芯片，是以交叉错位方式黏贴于该第一芯片的一上表面上；一间隔件，是以与该第二芯片交叉错位方式设置于第二芯片的一上表面上；以及一第三芯片，是以与该间隔件交叉错位方式设置于该间隔件的一上表面上，使得该第三芯片的一端与该间隔件的一端形成一第一间距。由此，改变打线受力点的位置，以降低打线时芯片断裂的风险。

Description

多芯片堆叠封装结构及其制造方法
技术领域
本发明是关于一种半导体芯片封装结构及其制造方法，尤指一种适用于多芯片堆叠封装结构及其制造方法。
背景技术
多芯片封装结构(Multi-chip package，MCP)是将多个半导体芯片整合在单一封装结构中，可提高电子元件的密度，缩短电子元件间的电性连接路径，此种封装体不仅可减少多个芯片使用上所占用的体积，更可提高整体的性能。
已知多芯片封装结构是将多个芯片垂直对齐堆叠、交叉错位堆叠或阶梯状堆叠，接着通过打线与基板电性连接。多个半导体芯片堆叠封装技术中，多个相同尺寸芯片的堆叠封装技术是常见的封装技术。
在已知技术中，请参阅图1是已知的堆叠式多芯片封装结构的剖面示意图，其第一芯片13的下表面黏贴于基板11上，第二芯片14的下表面则以交叉错位方式黏贴于第一芯片13的上表面上；第三芯片15的下表面以交叉错位方式黏贴于第二芯片14上，而第四芯片16的下表面则以交叉错位方式黏贴于第三芯片15的上表面上。此外，每一芯片的上表面上的焊垫皆有多条导线分别对应电连接于基板10上的多个电性连接垫12。此外，所述芯片相互间皆是通过一黏晶胶17黏贴。由于该第三芯片15与第二芯片14的堆叠处产生了一空间，因此，在打线时由于芯片支撑力不够，而产生芯片破裂的问题。因此，为了满足打线所需受力，需增厚第三芯片15的厚度以避免芯片受损。
另一已知技术中，如中国台湾专利公开号第201222737A1号，是揭示一种半导体晶粒封装，该半导体封装的一实例包含与一第二半导体晶粒群组穿插的一第一半导体晶粒群组。来自该第一及第二群组的晶粒沿一第一轴线彼此偏移，且沿与该第一轴线正交的一第二轴线相对于彼此交错。该半导体封装的一第二实例包含一形状不规则的边缘及一自该封装中的最下部半导体晶粒上方的一半导体晶粒至该基板的线接合。
然而，如图1所示，此种堆叠式多芯片封装结构1需增加芯片厚度以避免芯片受损，然而，在增加芯片厚度时，亦增加材料制备的复杂度，因而产生不易掌握芯片的厚度的问题。此外，在另一已知技术中，通过打线方式将芯片电性连接于基板，但经由打线方式来电性连接容易造成芯片破裂。因此，目前亟需要一种多芯片堆叠封装结构及其制造方法，通过改变打线位置以提供较佳支撑，以及提供不经打线之间隔件，以避免芯片受损，以及提供相同厚度的芯片以简化工艺步骤并控制制造成本。
发明内容
本发明的主要目的是在提供一种堆叠式多芯片封装结构，能利用芯片与间隔件交叉错位的堆叠方式，通过改变打线位置，因而，可降低打线时芯片断裂的风险，并且达到轻薄短小的需求。
为达成上述目的，本发明提供一种多芯片堆叠封装结构，包括：一基板，可包括多个电性连接垫；一第一芯片，包括有一第一焊垫的一上表面及相对的一下表面，该第一芯片的该下表面黏贴于该基板上；一第二芯片，包括有一第二焊垫的一上表面及相对的一下表面，该第二芯片的该下表面可以交叉错位方式黏贴于该第一芯片的该上表面；一间隔件，包括有一上表面及相对的一下表面，并且可以与该第二芯片交叉错位方式设置于该第二芯片上表面上；以及一第三芯片，包括有一第三焊垫的一上表面及相对的一下表面，并且可以与该间隔件交叉错位方式设置于该间隔件的上表面上，使得该第三芯片的一端与该间隔件的一端可形成一第一间距。
于本发明的多芯片堆叠封装结构中，可还包括一第四芯片，该第四芯片可包括有一第四焊垫的一上表面及相对的一下表面，该第四芯片可以交叉错位方式黏贴于该第三芯片的该上表面上。此外，于本发明的多芯片堆叠封装结构中，该第三焊垫可紧邻于该第四芯片而设置以提供最佳的支撑，进而避免芯片破裂。
于本发明的多芯片堆叠封装结构中，可还包括多条导线，用于将所述电性连接垫与该第一焊垫、第二焊垫、第三焊垫及第四焊垫电性连接，或将所述焊垫彼此电性连接，以输入或输出信号。于本发明的多芯片堆叠封装结构中，该间隔件不与导线链接，因此该间隔件不会因为打线而破裂。
于本发明的多芯片堆叠封装结构中，该第四芯片的一端与该间隔件的一端可形成一第二间距；其中，该第二间距的距离与第一间距的距离可依据使用者需求而任意变化，在本发明一态样中，该第二间距的距离可为该第一间距的距离的两倍，但本发明并未局限于此。于本发明的多芯片堆叠封装结构中，将该第一间距的距离、第二间距的距离与该芯片的宽度相加所获得的数值需小于该基板的长度，以利于封装该多芯片堆叠封装结构。
于本发明的多芯片堆叠封装结构中，所堆叠的芯片数量及间隔件的数量可依据使用者需求而任意变化，在本发明一态样中，所堆叠的芯片数量为4且间隔件数量为1，此外，该间隔件堆叠的位置较佳为所述芯片中间，以提供较佳的支撑避免芯片破裂。
于本发明的多芯片堆叠封装结构中，该第一芯片、该第二芯片、该第三芯片及该第四芯片可通过一黏胶层彼此黏贴，此外，该第一芯片的下表面可通过一黏晶胶黏贴于该基板上；本发明的该黏胶层或该黏晶胶可为一薄膜覆盖导线胶层(Film On Wier Tape)或其他等效结构的黏胶层；在本发明一态样中，该黏晶胶可为薄膜覆盖导线胶层。
除此之外，本发明另一目的是提供一种多芯片堆叠封装结构的制造方法，包括：提供一基板，该基板可具有多个电性连接垫；设置第一芯片于该基板上，该第一芯片可包括有一第一焊垫的一上表面及相对的一下表面，该第一芯片的该下表面黏贴于该基板；设置一第二芯片于该第一芯片上，该第二芯片可包括有一第二焊垫的一上表面及相对的一下表面，该第二芯片的该下表面可以交叉错位方式黏贴于该第一芯片的该上表面；设置一间隔件于该第二芯片上，该间隔件可包括有一上表面及相对的一下表面，并且以与该第二芯片交叉错位方式设置于该第二晶面的上表面上；以及设置一第三芯片于该间隔件上，该第三芯片可包括有一第三焊垫的一上表面及相对的一下表面，该第三芯片的该下表面设置于该间隔件的上表面上，使得该第三芯片的一端与该间隔件的一端形成一第一间距。
于本发明的多芯片堆叠封装结构的制造方法中，可还包括设置一第四芯片于该第三芯片上，该第四芯片可包括有一第四焊垫的一上表面及相对的一下表面，该第四芯片可以交叉错位方式黏贴于该第三芯片的该上表面上。于本发明的多芯片堆叠封装结构的制造方法中，该第三焊垫是紧邻于该第四芯片而设置以提供最佳的支撑，进而避免芯片破裂。。
于本发明的多芯片堆叠封装结构的制造方法中，可还包括形成多条导线，所述导线将所述电性连接垫与该第一焊垫、该第二焊垫、该第三焊垫及该第四焊垫电性连接，或将所述焊垫彼此电性连接。于本发明的多芯片堆叠封装结构的制造方法中，该间隔件不与导线链接，因此该间隔件不会因为打线而破裂。
于本发明的多芯片堆叠封装结构的制造方法中，该第四芯片的一端与该间隔件的一端可形成一第二间距；其中，该第二间距的距离与第一间距的距离可依据使用者需求而任意变化，在本发明一态样中，该第二间距的距离可为该第一间距的距离的两倍，但本发明并未局限于此。
于本发明的多芯片堆叠封装结构的制造方法中，该第一芯片、该第二芯片、该第三芯片及该第四芯片可通过一黏胶层彼此黏贴，此外，该第一芯片的下表面可通过一黏晶胶黏贴于该基板上。本发明的该黏胶层或该黏晶胶可为一薄膜覆盖导线胶层或其他等效结构的黏胶层；在本发明一态样中，该黏晶胶可为薄膜覆盖导线胶层。
是以，本发明的功效在于改变打线位置以提供较佳支撑，进而避免芯片破裂，并且提供相同厚度的芯片以简化芯片工艺。综上所述，本发明的特征为在多个芯片中具有至少一间隔件，可提供所述芯片较佳的支撑点，且该间隔件不具有导线链接，可避免因打线而造成芯片破裂。
附图说明
为进一步说明本发明的技术内容，以下结合实施例及附图详细说明如后，其中：
图1为已知的堆叠式多芯片封装结构的剖面示意图。
图2为本发明实施例1的堆叠式多芯片封装结构的剖面示意图。
图3为本发明实施例1的打线受力点与先前技术打线受力点的剖面示意图。
图4为本发明实施例2的多芯片堆叠封装结构的制造方法的流程图。
具体实施方式
以下是通过具体实施例说明本发明的实施方式，熟习此技术的人士可由本说明书所揭示的内容轻易地了解本发明的其他优点与功效。此外，本发明亦可通过其他不同具体实施例加以施行或应用，在不悖离本发明的精神下进行各种修饰与变更。
实施例1
请参照图2所示，是本发明实施例1的剖面示意图。于本发明的多芯片堆叠封装结构2中，包括：一基板10，包括多个电性连接垫101；一第一芯片20，包括有一第一焊垫201的一上表面及相对的一下表面，该第一芯片20的该下表面黏贴于该基板10上；一第二芯片30，包括有一第二焊垫301的一上表面及相对的一下表面，该第二芯片30的该下表面以交叉错位方式黏贴于该第一芯片20的该上表面；一间隔件40，包括有一上表面及相对的一下表面，并且以与该第二芯片30交叉错位方式设置于该第二芯片30的上表面上；以及一第三芯片50，包括有一第三焊垫501的一上表面及相对的一下表面，并且以与该间隔件40交叉错位方式设置于该间隔件40的上表面上，使得该第三芯片50的一端与该间隔件40的一端形成一第一间距。其次，本发明的多芯片堆叠封装结构2还包括一第四芯片60，该第四芯片60包括有一第四焊垫601的一上表面及相对的一下表面，该第四芯片60以交叉错位方式黏贴于该第三芯片50的该上表面上；此外，该第三焊垫501是紧邻于该第四芯片60而设置以提供较佳支撑点，以避免第三芯片50破裂。接着，通过导线70将所述电性连接垫101与该第一焊垫201、第二焊垫301、第三焊垫501及第四焊垫601电性连接，并将所述焊垫彼此电性连接，以输入或输出信号。再者，该第四芯片60的一端与该间隔件40的一端形成一第二间距；且该第二间距的距离为该第二间距的距离的两倍。
请参照图3所示，是本发明实施例1的打线受力点与先前技术打线受力点的剖面示意图。如图3所示，该第三芯片50的一端与该间隔件40的一端形成一第一间距(X)，以及该第四芯片60的一端与该间隔件40的一端形成一第二间距(2X)，此外，该第一芯片20的一端与该第二芯片30的一端形成该第二间距(2X)。在图3中，原打线受力点A与本发明的打线受力点B相比，本发明的受力点B较接近第三芯片50而受力点A较远离第三芯片50。由于原打线受力点A下方并无较好的支撑，因此在打线时，容易造成芯片破裂，因而需要较厚的芯片以满足打线所需受力，进而避免芯片受损，然而，制造出较厚的芯片在材料备制上将增加工艺的复杂度，因此，在理想厚度(即芯片及间隔件具有相同厚度)前提下，改变打线位置(如，受力点B)并增加间隔件的设置可提供较佳的支撑，进而避免芯片受损。请参照图3，受力点A与受力点B具有相同支点，然而由于受力点A与受力点B的施力点位置不同，因此会产生不同的力矩，由图3可知在受力点B具有较佳支撑，进而避免第三芯片50因打线而破裂。
实施例2
请参照图4所示，是本发明实施例2的多芯片堆叠封装结构的制造方法的流程图。首先，如步骤401所示，提供一基板，该基板可有多个电性连接垫。其次，如步骤402所示，设置第一芯片，将第一芯片设置于该基板上，该第一芯片包括有一第一焊垫的一上表面及相对的一下表面，该第一芯片的该下表面黏贴于该基板。再者，如步骤403所示，设置第二芯片，将该第二芯片设置于该第一芯片上，该第二芯片包括有一第二焊垫的一上表面及相对的一下表面，该第二芯片的该下表面以交叉错位方式黏贴于该第一芯片的该上表面。接着，如步骤404所示，设置间隔件，将该间隔件设置于该第二芯片上，该间隔件包括有一上表面及相对的一下表面，并且以与该第二芯片交叉错位方式设置于该第二芯片的该上表面上。接着，如步骤405所示，设置第三芯片，将第三芯片设置于该间隔件上，该第三芯片包括有一第三焊垫的一上表面及相对的一下表面，该第三芯片的该下表面设置于该间隔件上表面上，使得该第三芯片的一端与该间隔件的一端形成一第一间距。如步骤406所示，设置第四芯片，将第四芯片设置于该第三芯片上，该第四芯片包括有一第四焊垫的一上表面及相对的一下表面，该第四芯片以交叉错位方式黏贴于该第三芯片的该上表面上，且该第三焊垫是紧邻于该第四芯片而设置，以提供较佳支撑避免第三芯片破裂。在步骤401与步骤402之间，通过黏贴黏晶胶使第一芯片黏贴于基板上；在步骤402、步骤403、步骤404、步骤405以及步骤406之间，通过黏贴黏胶层使第一芯片、第二芯片、第三芯片以及第四芯片彼此黏贴。最后，如步骤407所示，提供导线，将所述电性连接垫与该第一焊垫、第二焊垫、第三焊垫及第四焊垫电性连接，并将所述焊垫彼此电性连接，以输入或输出信号。
在本发明的多芯片堆叠封装结构中，通过改变打线位置以提供较佳支撑，以及提供不经打线之间隔件以避免芯片受损，再者提供相同厚度的芯片以简化工艺步骤并控制制造成本。本发明可以堆叠复数芯片，可将不同功能的芯片整合在单一封装结构中，不仅可减少多个芯片使用上所占用的体积，更可提高整体的性能。
上述实施例仅是为了方便说明而举例而已，本发明所主张的权利范围自应以权利要求范围所述为准，而非仅限于上述实施例。

Claims (7)

1.一种多芯片堆叠封装结构，包括：
一基板，包括多个电性连接垫；
一第一芯片，包括有一第一焊垫的一上表面及相对的一下表面，该第一芯片的该下表面黏贴于该基板上；
一第二芯片，包括有一第二焊垫的一上表面及相对的一下表面，该第二芯片的该下表面以交叉错位方式黏贴于该第一芯片的该上表面；
一间隔件，包括有一上表面及相对的一下表面，并且以与该第二芯片交叉错位方式设置于其上；
一第三芯片，包括有一第三焊垫的一上表面及相对的一下表面，该第三芯片的该下表面设置于该间隔件上，使得该第三芯片的一端与该间隔件的一端形成一第一间距；以及
一第四芯片，该第四芯片包括有一第四焊垫的一上表面及相对的一下表面，该第四芯片以交叉错位方式黏贴于该第三芯片的该上表面上；
其中，该第四芯片的一端与该间隔件的一端形成一第二间距；该第二间距的距离为该第一间距的距离的两倍；
其中，该第三焊垫紧邻于该第四芯片而设置。
2.如权利要求1所述的多芯片堆叠封装结构，还包括多条导线，用于将所述电性连接垫与该第一焊垫、该第二焊垫、该第三焊垫及该第四焊垫电性连接，或将所述焊垫彼此电性连接。
3.如权利要求1所述的多芯片堆叠封装结构，其中，该第一芯片、该第二芯片、该第三芯片及该第四芯片通过一黏胶层彼此黏贴。
4.一种多芯片堆叠封装结构的制造方法，包括：
提供一基板，该基板具有多个电性连接垫；
设置第一芯片于该基板上，该第一芯片包括有一第一焊垫的一上表面及相对的一下表面，该第一芯片的该下表面黏贴于该基板；
设置一第二芯片于该第一芯片上，该第二芯片包括有一第二焊垫的一上表面及相对的一下表面，该第二芯片的该下表面以交叉错位方式黏贴于该第一芯片的该上表面；
设置一间隔件于该第二芯片上，该间隔件包括有一上表面及相对的一下表面，并且以与该第二芯片交叉错位方式设置于其上；
设置一第三芯片于该间隔件上，该第三芯片包括有一第三焊垫的一上表面及相对的一下表面，该第三芯片的该下表面设置于该间隔件上，使得该第三芯片的一端与该间隔件的一端形成一第一间距；以及
设置一第四芯片于该第三芯片上，该第四芯片包括有一第四焊垫的一上表面及相对的一下表面，该第四芯片以交叉错位方式黏贴于该第三芯片的该上表面上；
其中，该第四芯片的一端与该间隔件的一端形成一第二间距，该第二间距的距离为该第一间距的距离的两倍；
其中，该第三焊垫紧邻于该第四芯片而设置。
5.如权利要求4所述的多芯片堆叠封装结构的制造方法，还包括形成多条导线，所述导线将所述电性连接垫与该第一焊垫、该第二焊垫、该第三焊垫及该第四焊垫电性连接，或将所述焊垫彼此电性连接。
6.如权利要求4所述的多芯片堆叠封装结构的制造方法，其中，该第一芯片、该第二芯片、该第三芯片及该第四芯片通过一黏胶层彼此黏贴。
7.如权利要求4所述的多芯片堆叠封装结构的制造方法，其中，该第一芯片的下表面通过一黏晶胶黏贴于该基板上。
CN201610037319.0A 2015-02-12 2016-01-20 多芯片堆叠封装结构及其制造方法 Active CN105895624B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/620,705 2015-02-12
US14/620,705 US9412722B1 (en) 2015-02-12 2015-02-12 Multichip stacking package structure and method for manufacturing the same

Publications (2)

Publication Number Publication Date
CN105895624A CN105895624A (zh) 2016-08-24
CN105895624B true CN105895624B (zh) 2018-12-07

Family

ID=56556010

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610037319.0A Active CN105895624B (zh) 2015-02-12 2016-01-20 多芯片堆叠封装结构及其制造方法

Country Status (3)

Country Link
US (1) US9412722B1 (zh)
CN (1) CN105895624B (zh)
TW (1) TWI585940B (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI582919B (zh) * 2015-12-31 2017-05-11 力成科技股份有限公司 無基板扇出型多晶片封裝構造及其製造方法
KR20180004413A (ko) * 2016-07-04 2018-01-12 삼성전자주식회사 반도체 패키지 및 이의 제조 방법
KR102576764B1 (ko) * 2016-10-28 2023-09-12 에스케이하이닉스 주식회사 비대칭 칩 스택들을 가지는 반도체 패키지
WO2020087253A1 (en) * 2018-10-30 2020-05-07 Yangtze Memory Technologies Co., Ltd. Ic package
WO2020217397A1 (ja) 2019-04-25 2020-10-29 日立化成株式会社 ドルメン構造を有する半導体装置の製造方法、支持片の製造方法及び積層フィルム

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8242607B2 (en) * 2006-12-20 2012-08-14 Stats Chippac Ltd. Integrated circuit package system with offset stacked die and method of manufacture thereof
CN103474421A (zh) * 2013-08-30 2013-12-25 晟碟信息科技（上海）有限公司 高产量半导体装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7163839B2 (en) * 2005-04-27 2007-01-16 Spansion Llc Multi-chip module and method of manufacture
KR20110138789A (ko) * 2010-06-22 2011-12-28 하나 마이크론(주) 적층형 반도체 패키지
KR20110138945A (ko) * 2010-06-22 2011-12-28 하나 마이크론(주) 적층형 반도체 패키지

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8242607B2 (en) * 2006-12-20 2012-08-14 Stats Chippac Ltd. Integrated circuit package system with offset stacked die and method of manufacture thereof
CN103474421A (zh) * 2013-08-30 2013-12-25 晟碟信息科技（上海）有限公司 高产量半导体装置

Also Published As

Publication number Publication date
US9412722B1 (en) 2016-08-09
US20160240512A1 (en) 2016-08-18
TW201640642A (zh) 2016-11-16
TWI585940B (zh) 2017-06-01
CN105895624A (zh) 2016-08-24

Similar Documents

Publication Publication Date Title
CN105895624B (zh) 多芯片堆叠封装结构及其制造方法
TWI356482B (en) Semiconductor package and manufacturing method the
US7705468B2 (en) Stacked semiconductor package that prevents damage to semiconductor chip when wire-bonding and method for manufacturing the same
TW200810076A (en) Leadframe on offset stacked chips package
TWI481001B (zh) 晶片封裝結構及其製造方法
TW201101398A (en) Package process and package structure
KR20110016013A (ko) 반도체 패키지
CN101656248A (zh) 具有凹槽的基板的芯片堆叠封装结构及其封装方法
CN107634049A (zh) Fc芯片系统堆叠扇出封装结构及其制备方法
TW200931634A (en) Multi-channel stacked semiconductor device and method for fabricating the same, and stacking substrate applied to the semiconductor device
CN103250246A (zh) 具有线上膜及铜线的薄型多晶片堆迭封装件的方法及系统
CN109801883A (zh) 一种扇出型堆叠封装方法及结构
CN104183555B (zh) 半导体封装件及其制法
TW200807682A (en) Semiconductor package and method for manufacturing the same
CN207409484U (zh) 一种集成芯片
CN101226929B (zh) 半导体封装结构及其制造方法
CN110648991B (zh) 一种用于框架封装芯片的转接板键合结构及其加工方法
JP5968827B2 (ja) 半導体パッケージおよびその製造方法
CN103238213A (zh) 倾斜裸芯堆叠体
CN104103605B (zh) 半导体封装件及其制法
CN109755182A (zh) 芯片堆叠封装结构及其形成方法
CN101131993A (zh) 导线架在多芯片堆栈结构上的封装结构
CN110518003A (zh) 芯片封装结构和芯片封装方法
CN205984949U (zh) 一种低剖面多芯片封装结构
CN111063664B (zh) 一种模块化多芯片封装结构及其封装方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20201222

Address after: No. 81, Section 5, Pudingli Road, East District, Xinzhu City, Taiwan, China

Patentee after: KING YUAN ELECTRONICS Co.,Ltd.

Address before: 118 Zhonghua Road, Zhunan Town, Miaoli County, Taiwan, China

Patentee before: DAWNING LEADING TECHNOLOGY Inc.