US8242607B2 - Integrated circuit package system with offset stacked die and method of manufacture thereof - Google Patents

Integrated circuit package system with offset stacked die and method of manufacture thereof Download PDF

Info

Publication number
US8242607B2
US8242607B2 US11/950,216 US95021607A US8242607B2 US 8242607 B2 US8242607 B2 US 8242607B2 US 95021607 A US95021607 A US 95021607A US 8242607 B2 US8242607 B2 US 8242607B2
Authority
US
United States
Prior art keywords
integrated circuit
circuit die
interconnect
proximal side
die
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/950,216
Other versions
US20080150158A1 (en
Inventor
Chee Keong Chin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Stats Chippac Pte Ltd
Original Assignee
Stats Chippac Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US87113406P priority Critical
Application filed by Stats Chippac Pte Ltd filed Critical Stats Chippac Pte Ltd
Priority to US11/950,216 priority patent/US8242607B2/en
Assigned to STATS CHIPPAC LTD. reassignment STATS CHIPPAC LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHIN, CHEE KEONG
Publication of US20080150158A1 publication Critical patent/US20080150158A1/en
Application granted granted Critical
Publication of US8242607B2 publication Critical patent/US8242607B2/en
Assigned to CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT reassignment CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: STATS CHIPPAC LTD., STATS CHIPPAC, INC.
Assigned to STATS CHIPPAC PTE. LTE. reassignment STATS CHIPPAC PTE. LTE. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: STATS CHIPPAC LTD.
Application status is Active legal-status Critical
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/48147Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked with an intermediate bond, e.g. continuous wire daisy chain
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/0651Wire or wire-like electrical connections from device to substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06562Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06575Auxiliary carrier between devices, the carrier having no electrical connection structure
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/07802Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Abstract

A method of manufacture of an integrated circuit package system comprises: providing a first integrated circuit die; attaching a second integrated circuit die over the first integrated circuit die and offset from the first integrated circuit die in substantially one dimension; forming an interdie layer over the second integrated circuit die; attaching a third integrated circuit die over the interdie layer and substantially aligned to the second integrated circuit die; and attaching a fourth integrated circuit die over the third integrated circuit die and offset from the third integrated circuit die in substantially the same magnitude and substantially the opposite direction as the second integrated circuit die to the first integrated circuit die.

Description

CROSS-REFERENCE TO RELATED APPLICATION(S)

This application claims the benefit of U.S. Patent Application Ser. No. 60/871,134 filed Dec. 20, 2006, and the subject matter thereof is hereby incorporated herein by reference thereto.

TECHNICAL FIELD

The present invention relates generally to integrated circuit packages and more particularly to a system for integrated circuit packages with stacked die.

BACKGROUND ART

Electronic products have become an integral part of our daily lives. Notably, many portable electronics with complex integrated circuits are not only common but also often utilized without the slightest thought about the underlying technology. Many products such as cell phones, portable computers, voice recorders, cars, planes, etc. include very sophisticated technology.

With virtually all functions and purposes for which we use these products, there continues to be demand for new features, speed, data, or portability. These demands continually drive the electronics industry to reduce the size, improve the utility, and increase the performance of the integrated circuit devices contained within these products to which we have become accustomed.

In order to interface an integrated circuit with other circuitry, it is common to mount it on a lead frame or substrate. Each integrated circuit has bonding pads that are individually connected to the lead frame's lead finger pads using extremely fine gold or aluminum wires. The assemblies are then packaged by individually encapsulating them in molded plastic or ceramic bodies to create an integrated circuit package.

Integrated circuit packaging technology has seen an increase in the number of integrated circuits mounted on a single circuit board or substrate. The new packaging designs are more compact in form factors, such as the physical size and shape of an integrated circuit, and providing a significant increase in overall integrated circuit density. However, integrated circuit density continues to be limited by the “real estate” available for mounting individual integrated circuits on a substrate and the size of the packages.

Even larger form factor systems, such as PC's, computer servers, and storage servers, need more integrated circuits in the same or smaller “real estate”. In particular, the need for portable personal electronics, such as cell phones, digital cameras, music players, PDA's, and location-based devices, has further driven the need for integrated circuit density.

This need for increased integrated circuit density, has led to the development of multi-chip packages in which more than one integrated circuit can be packaged. Each package provides mechanical support for the individual integrated circuits and one or more layers of interconnect lines that enable the integrated circuits to be connected electrically to surrounding circuitry.

Current multi-chip packages, also commonly referred to as multi-chip modules, typically consist of a PCB substrate onto which a set of separate integrated circuit components is directly attached. Such multi-chip packages have been found to increase integrated circuit density and miniaturization, improve signal propagation speed, reduce overall integrated circuit size and weight, improve performance, and lower costs—all primary goals of the computer industry.

There continue to be limitations on the number of die that can be stacked in a package. Same die stacking with all bond pads at one side allows staircase stacking eliminating the need for thick spacers between the dies. However, stacking is still restricted by the package size where over-stacking cause die protrusion requiring extra long packages.

Despite the advantages of recent developments in integrated circuit and integrated circuit package manufacturing, there is a continuing need for improving integrated circuit device and integrated circuit package connectivity and stacking to provide improved density as well as structural integrity, manufacturing yield, and product reliability.

Thus, a need still remains for an integrated circuit package system to provide improved die stacking and dimensions. In view of the increasing demand for improved density of integrated circuits and particularly portable electronic products, it is increasingly critical that answers be found to these problems.

Solutions to these problems have been long sought but prior developments have not taught or suggested any solutions and, thus, solutions to these problems have long eluded those skilled in the art.

DISCLOSURE OF THE INVENTION

The present invention provides a method of manufacture of an integrated circuit package system including providing a first integrated circuit die; attaching a second integrated circuit die over the first integrated circuit die and offset from the first integrated circuit die in substantially one dimension; forming an interdie layer over the second integrated circuit die; attaching a third integrated circuit die over the interdie layer and substantially aligned to the second integrated circuit die; and attaching a fourth integrated circuit die over the third integrated circuit die and offset from the third integrated circuit die in substantially the same magnitude and substantially the opposite direction as the second integrated circuit die to the first integrated circuit die.

The present invention provides a first integrated circuit die; a second integrated circuit die over the first integrated circuit die and offset from the first integrated circuit die in substantially one dimension; an interdie layer over the second integrated circuit die; a third integrated circuit die over the interdie layer and substantially aligned to the second integrated circuit die; and a fourth integrated circuit die over the third integrated circuit die and offset from the third integrated circuit die in substantially the same magnitude and substantially the opposite direction as the second integrated circuit die to the first integrated circuit die.

Certain embodiments of the invention have other aspects in addition to or in place of those mentioned above. The aspects will become apparent to those skilled in the art from a reading of the following detailed description when taken with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a side view of an integrated circuit package system in a first embodiment of the present invention;

FIG. 2 is a top plan view of the integrated circuit package system in a die attachment phase;

FIG. 3 is a side view of an integrated circuit package system in a second embodiment of the present invention; and

FIG. 4 is a flow chart of a method of manufacture of an integrated circuit package system in an embodiment of the present invention.

BEST MODE FOR CARRYING OUT THE INVENTION

The following embodiments are described in sufficient detail to enable those skilled in the art to make and use the invention. It is to be understood that other embodiments would be evident based on the present disclosure, and that system, process, or mechanical changes may be made without departing from the scope of the present invention.

In the following description, numerous specific details are given to provide a thorough understanding of the invention. However, it will be apparent that the invention may be practiced without these specific details. In order to avoid obscuring the present invention, some well-known circuits, system configurations, and process steps are not disclosed in detail. Likewise, the drawings showing embodiments of the system are semi-diagrammatic and not to scale and, particularly, some of the dimensions are for the clarity of presentation and are shown greatly exaggerated in the drawing FIGs.

Where multiple embodiments are disclosed and described, having some features in common, for clarity and ease of illustration, description, and comprehension thereof, similar and like features one to another will ordinarily be described with like reference numerals. The embodiments may be numbered first embodiment, second embodiment, etc. as a matter of descriptive convenience and are not intended to have any other significance or provide limitations for the present invention.

For expository purposes, the term “horizontal” as used herein is defined as a plane parallel to the plane or surface of the invention, regardless of its orientation. The term “vertical” refers to a direction perpendicular to the horizontal as just defined. Terms, such as “on”, “above”, “below”, “bottom”, “top”, “side” (as in “sidewall”), “higher”, “lower”, “upper”, “over”, and “under”, are defined with respect to the horizontal plane.

The term “on” as used herein means and refers to direct contact among elements. The term “processing” as used herein includes deposition of material, patterning, exposure, development, etching, cleaning, and/or removal of the material or trimming as required in forming a described structure. The term “system” as used herein means and refers to the method and to the apparatus of the present invention in accordance with the context in which the term is used. The term “proximal” means nearest or proximate the point of origin and the term “distal” means the opposite of “proximal” or furthest away from the point of origin.

Referring now to FIG. 1, therein is shown a side view of an integrated circuit package system 100 in a first embodiment of the present invention. The integrated circuit package system 100 preferably includes an interdie layer 102 particularly for substantially aligned, adjacent die. The interdie layer 102 can provide spacing, structural integrity, isolation, or conductivity for substantially aligned, adjacent die.

A substrate 104 such as a support structure, a lead frame, a die pad, or a ball grid array substrate can provide a mounting surface for a first integrated circuit die 106 having an interconnect proximal side 106P proximal, or adjacent, to an interconnect 105 and an interconnect distal side 106D distal, or away, from the interconnect 105. A second integrated circuit die 108 has an interconnect proximal side 108P proximal to the interconnect 105 and an interconnect distal side 108D distal from the interconnect 105. The second integrated circuit die 108 with the interconnect proximal side 108P offset in a first direction by a first distance from the interconnect proximal side 106P can be mounted over the first integrated circuit die 106. A third integrated circuit die 110 has an interconnect proximal side 110P proximal to the interconnect 105 and an interconnect distal side 110D distal from the interconnect 105. The third integrated circuit die 110 with the interconnect proximal side 110P offset in the first direction by the first distance from the interconnect proximal side 108P can be mounted over the second integrated circuit die 108.

Similarly a fourth integrated circuit die 112 has an interconnect proximal side 112P proximal to the interconnect 105 and an interconnect distal side 112D distal from the interconnect 105. The fourth integrated circuit die 112 with the interconnect proximal side 112P offset in the first direction by the first distance from the interconnect proximal side 110P can be mounted over the third integrated circuit die 110. A fifth integrated circuit die 114 has an interconnect proximal side 114P proximal to the interconnect 105 and an interconnect distal side 114D distal from the interconnect 105. The fifth integrated circuit die 114 with the interconnect proximal side 114P substantially aligned with the interconnect distal side 112D can be mounted over the interdie layer 102. The interdie layer 102 can be recessed from the interconnect proximal side 112P of the fourth integrated circuit die 112 and the interconnect proximal side 114P of the fifth integrated circuit die 114 and formed having planar dimensions less than or equal to planar dimensions of the fourth integrated circuit die 112 or the fifth integrated circuit die 114.

A sixth integrated circuit die 116 has an interconnect proximal side 116P proximal to the interconnect 105 and an interconnect distal side 116D distal from the interconnect 105. The sixth integrated circuit die 116 with the interconnect proximal side 116P offset in a second direction by the first distance from the interconnect proximal side 114P can be mounted over the fifth integrated circuit die 114. A seventh integrated circuit die 118 has an interconnect proximal side 118P proximal to the interconnect 105 and an interconnect distal side 118D distal from the interconnect 105. The seventh integrated circuit die 118 with the interconnect proximal side 118P offset in the second direction by the first distance from the interconnect proximal side 116P can be mounted over the sixth integrated circuit die 116.

An eighth integrated circuit die 120 having an interconnect proximal side 120P proximal to the interconnect 105 and an interconnect distal side 120D distal from the interconnect 105. The eighth integrated circuit die 120 with the interconnect proximal side 120P offset in the second direction by the first distance from the interconnect proximal side 118P can be mounted over the seventh integrated circuit die 118. A lower die stack 122 can provide a stair step or cascaded configuration. The interconnect 105 can be connected to the an upper surface near the interconnect proximal sides 106P, 108P, 110P, and 112P of the first through fourth integrated circuit dies 106, 108, 110, 112 of the lower stack 122 and can be a lower interconnect 123. An upper die stack 124 can provide a substantially opposite or mirrored stair step or cascaded configuration. The interconnect 105 can be connected to the an upper surface near the interconnect proximal sides 114P, 116P, 118P, and 120P of the first through fourth integrated circuit dies 114, 116, 118, and 120 of the upper stack 124 and can be an upper interconnect 125. The lower die stack 122 and the upper die stack 124 can form a shape of a zigzag, an angle bracket, or a chevron. The first through eighth integrated circuit dies 106, 108, 110, 112, 114, 116, 118, and 120 are all the same size and all have active surfaces facing upward, as indicated by the location of the interconnects 105 at the top of the dies.

Die can be attached to the substrate 104 or one another with an attach layer 126 such as a conductive or non-conductive adhesive. The attach layer 126 can be the same or different material for each of the die. For example the first integrated circuit die 106 can be attached over the substrate 104 with the attach layer 126 such as an epoxy and the second integrated circuit die 108 can be attached over the first integrated circuit die 106 with the attach layer 126 such as an epoxy or adhesive film.

The first integrated circuit die 106 can be electrically connected to the substrate 104 by the interconnect 105, such as a bond wire, planar interconnect, or conductive ball. The interdie layer 102 can allow the interconnect 105 over the fourth integrated circuit die 112 to include a loop height higher than a height or thickness of the fourth integrated circuit die 112.

In addition to the material or technology, the interconnect 105, or multiple interconnects 105, can provide multiple levels or modes of connectivity such as to different dies in the same stack, commonly connected to the support structure, or individually connected to the substrate 104. The interconnect 105 can provide electrical connectivity for electrical signals or electrical levels for the integrated circuit package system 100.

For illustrative purposes, the integrated circuit package system 100 is shown having a shape of a zigzag, an angle bracket, or a chevron although it is understood that any offset configuration may be used. Further, any number of die, the interdie layer 102, offset directions, or directional changes may be used and thereby add significantly more function in a limited space particularly where space is at a premium.

It has been discovered that the integrated circuit package system 100 with offset stacked die allows having at least fifty percent (50%) more stacking dies within a package form factor and allows the interconnect 105 having a loop height higher that a die height or thickness. Further, the stacking method of the present invention prevents die protrusion from a single package encapsulant 130 and thus allows more die such as eight or more die to be stacked within a package. The single package encapsulant 130 is in direct contact with first through eighth integrated circuit dies 106, 108, 110, 112, 114, 116, 118, and 120 and in direct contact with the interdie layer 102.

Referring now to FIG. 2 therein is shown a top plan view of the integrated circuit package system 100 in a die attachment phase. The first integrated circuit die 106 can be mounted over the substrate 104. The second integrated circuit die 108 can be mounted over the first integrated circuit die 106 and offset from the first integrated circuit die 106 in substantially one dimension such as a horizontal offset to a left side.

Similarly the third integrated circuit die 110 can be mounted over the second integrated circuit die 108 and offset from the second integrated circuit die 108 in substantially the same direction or substantially the same magnitude as the second integrated circuit die 108 to the first integrated circuit die 106. The mounting or attaching provides the stair step or cascaded configuration shown in FIG. 1.

Further the fourth integrated circuit die 112 can be mounted over the third integrated circuit die 110 and offset from the third integrated circuit die 110 in substantially the same direction or substantially the same magnitude as the third integrated circuit die 110 to the second integrated circuit die 108. The mounting or attaching continues the stair step or cascaded configuration shown in FIG. 1.

The interdie layer 102 can be applied over the fourth integrated circuit die 112 having planar dimensions less than planar dimensions of the fourth integrated circuit die 112 or the fifth integrated circuit die 114. Planar dimensions of the interdie layer 102 provide spacing for the interconnect 105 to attach over the fourth integrated circuit die 112 and without contacting the fifth integrated circuit die 114 of FIG. 1.

The top view shows four rectangular die offset from one another with the interdie layer 102 over the top rectangular die. For illustrative purposes the four die are shown having substantially the same dimensions although it is understood that the dies may be have any size and any shape for optimization including overall package size and for any given selection of die.

Further, for illustrative purposes the interconnect 105 are shown as bond wires connected over active sides of the dies wherein the die immediately above is offset from the connected die although the use of bond wires does not exclude the use of conductive balls between the die wherein the die may have facing active faces such as with the use of flip chip die.

Referring now to FIG. 3, therein is shown a side view of an integrated circuit package system 300 in a second embodiment of the present invention. Similar to the integrated circuit package system 100, the integrated circuit package system 300 preferably includes an interdie layer 302 such as a wire in film technology. The interdie layer 302 can provide spacing, structural integrity, or isolation for substantially aligned, adjacent die.

A substrate 304 such as a support structure, a lead frame, a die pad, or a ball grid array substrate can provide a mounting surface for a first integrated circuit die 306 having an interconnect proximal side 306P proximal to an interconnect 305 and an interconnect distal side 306D distal from the interconnect 305. A second integrated circuit die 308 has an interconnect proximal side 308P proximal to the interconnect 305 and an interconnect distal side 308D distal from the interconnect 305. The second integrated circuit die 308 with the interconnect proximal side 308P offset in a first direction by a first distance from the interconnect proximal side 306P can be mounted over the first integrated circuit die 306. A third integrated circuit die 310 has an interconnect proximal side 310P proximal to the interconnect 305 and an interconnect distal side 310D distal from the interconnect 305. The third integrated circuit die 110 with the interconnect proximal side 310P offset in the first direction by the first distance from the interconnect proximal side 308P can be mounted over the second integrated circuit die 308.

Similarly a fourth integrated circuit die 312 has an interconnect proximal side 312P proximal to the interconnect 305 and an interconnect distal side 312D distal from the interconnect 305. The fourth integrated circuit die 312 with the interconnect proximal side 312P offset in the first direction by the first distance from the interconnect proximal side 310P can be mounted over the third integrated circuit die 310. A fifth integrated circuit die 314 has an interconnect proximal side 314P proximal to the interconnect 305 and an interconnect distal side 314D distal from the interconnect 305. The fifth integrated circuit die 314 with the interconnect proximal side 314P substantially aligned with the interconnect distal side 312D can be mounted over the interdie layer 302. The interdie layer 302 can be formed having planar dimensions less than or equal to planar dimensions of the fourth integrated circuit die 312 or the fifth integrated circuit die 314.

A sixth integrated circuit die 316 has an interconnect proximal side 316P proximal to the interconnect 305 and an interconnect distal side 316D distal from the interconnect 305. The sixth integrated circuit die 316 with the interconnect proximal side 316P offset in a second direction by the first distance from the interconnect proximal side 314P can be mounted over the fifth integrated circuit die 314. A seventh integrated circuit die 318 has an interconnect proximal side 318P proximal to the interconnect 305 and an interconnect distal side 318D distal from the interconnect 305. The seventh integrated circuit die 318 with the interconnect proximal side 318P offset in the second direction by the first distance from the interconnect proximal side 316P can be mounted over the sixth integrated circuit die 316.

An eighth integrated circuit die 320 having an interconnect proximal side 320P proximal to the interconnect 305 and an interconnect distal side 320D distal from the interconnect 305. The eighth integrated circuit die 320 with the interconnect proximal side 320P offset in the second direction by the first distance from the interconnect proximal side 318P can be mounted over the seventh integrated circuit die 318. A lower die stack 322 can provide a stair step or cascaded configuration. An upper die stack 324 can provide a substantially opposite or mirrored stair step or cascaded configuration. The lower die stack 322 and the upper die stack 324 can form a shape of a zigzag, an angle bracket, or a chevron. The lower die stack 322 and the upper die stack 324 are encapsulated in a single package encapsulant 330. The single package encapsulant 330 is in direct contact with first through eighth integrated circuit dies 306, 308, 310, 312, 314, 316, 318, and 320 and in direct contact with the interdie layer 302. The first through eighth integrated circuit dies 306, 308, 310, 312, 314, 316, 318, and 320 are all the same size and all have active surfaces facing upward, as indicated by the location of the interconnects 305 at the top of the dies.

Die can be attached to the substrate 304 or one another with an attach layer 326 such as a conductive or non-conductive adhesive. The attach layer 326 can be the same or different material for each of the die. For example the first integrated circuit die 306 can be attached over the substrate 304 with the attach layer 326 such as an epoxy and the second integrated circuit die 308 can be attached over the first integrated circuit die 306 with the attach layer 326 such as an epoxy or adhesive film.

The first integrated circuit die 306 can be electrically connected to the substrate 304 by the interconnect 305 such as a bond wire, planar interconnect, or conductive ball. The interdie layer 302 can allow the interconnect 305 over the fourth integrated circuit die 312 to include a loop height higher than a height or thickness of the fourth integrated circuit die.

In addition to the material or technology, the interconnect 305 can provide multiple levels or modes of connectivity such as to different dies in the same stack, commonly connected to the support structure, or individually connected to the substrate 304. The interconnect 305 can provide electrical connectivity for electrical signals or electrical levels for the integrated circuit package system 300.

Further the interconnect 305 can be formed at least partially in the interdie layer 302 with a process such as wire in film technology. The interdie layer 302 can enclose a portion of the interconnect 305 to provide spacing, structural integrity, or isolation for the interconnect 305 or the substantially aligned, adjacent die. For illustrative purposes the interconnect 305 are shown as bond wires although it is understood that any connection material or technology may be used.

Referring now to FIG. 4, therein is shown a flow chart of an integrated circuit package system 400 for manufacturing the integrated circuit package system 100 in an embodiment of the present invention. The system 400 includes: providing a first integrated circuit die having an interconnect proximal side in a block 402; attaching a second integrated circuit die over the first integrated circuit die, the second integrated circuit die having an interconnect proximal side and an interconnect distal side, the interconnect proximal side of the second integrated circuit die offset in a first direction from the interconnect proximal side of the first integrated circuit die in a block 404; forming an interdie layer over the second integrated circuit die in a block 406; attaching a first interconnect to interconnect proximal active sides of the first and second, integrated circuit dies in a block 408; attaching a third integrated circuit die over the interdie layer, the third integrated circuit die having an interconnect distal side and an interconnect proximal side substantially aligned with the interconnect distal side of the second integrated circuit die in a block 410; attaching a fourth integrated circuit die over the third integrated circuit die, the fourth integrated circuit die having an interconnect proximal side offset in a second direction from the interconnect proximal side of the third integrated circuit die in a block 412; and attaching a second interconnect to interconnect active sides of the third and fourth integrated circuit dies in a block 414.

In greater detail, a system to provide the method and apparatus of the integrated circuit package system 100, in an embodiment of the present invention, is performed as follows:

Providing a first integrated circuit die.

Attaching a second integrated circuit die over the first integrated circuit die and offset from the first integrated circuit die in substantially one dimension.

Forming an interdie layer over the second integrated circuit die.

Forming an interconnect near the interdie layer.

Attaching a third integrated circuit die over the interdie layer and substantially aligned to the second integrated circuit die.

Attaching a fourth integrated circuit die over the third integrated circuit die and offset from the third integrated circuit die in substantially the same magnitude and substantially the opposite direction as the second integrated circuit die to the first integrated circuit die.

Thus, it has been discovered that the integrated circuit package system method and apparatus of the present invention furnish important and heretofore unknown and unavailable solutions, capabilities, and functional aspects. The resulting processes and configuration are straightforward, cost-effective, uncomplicated, highly versatile, accurate, sensitive, and effective, and can be implemented by adapting known components for ready, efficient, and economical manufacturing, application, and utilization.

While the invention has been described in conjunction with a specific best mode, it is to be understood that many alternatives, modifications, and variations will be apparent to those skilled in the art in light of the aforegoing description. Accordingly, it is intended to embrace all such alternatives, modifications, and variations, which fall within the scope of the included claims. All matters hithertofore set forth herein or shown in the accompanying drawings are to be interpreted in an illustrative and non-limiting sense.

Claims (19)

1. An integrated circuit package system comprising:
a first integrated circuit die having an interconnect proximal side;
a second integrated circuit die over the first integrated circuit die, the second integrated circuit die having an interconnect distal side and an interconnect proximal side offset in a first direction from the interconnect proximal side of the first integrated circuit die;
an interdie layer over the second integrated circuit die;
a third integrated circuit die over the interdie layer, the third integrated circuit die having an interconnect proximal side aligned with the interconnect distal side of the second integrated circuit die, and the interdie layer is recessed from the interconnect proximal side of the second integrated circuit die and the interconnect proximal side of the third integrated circuit die;
a fourth integrated circuit die over the third integrated circuit die, the fourth integrated circuit die having an interconnect proximal side offset in a second direction from the interconnect proximal side of the third integrated circuit die with the second direction opposite to the first direction, wherein the first, second, third, and fourth integrated circuit dies are a same size;
a lower interconnect connected to an upper surface near the interconnect proximal side of the first integrated circuit die and an upper surface near the interconnect proximal side of the second integrated circuit die;
an upper interconnect connected to an upper surface near the interconnect proximal side of the third integrated circuit die and an upper surface near the interconnect proximal side of the fourth integrated circuit die; and
a single package encapsulant in direct contact with the first integrated circuit die, the second integrated circuit die, the third integrated circuit die, the fourth integrated circuit die, and the interdie layer.
2. The system as claimed in claim 1 wherein:
the second integrated circuit die having the interconnect proximal side of the second integrated circuit die offset in a first direction is offset a first distance; and
the fourth integrated circuit die having the interconnect proximal side offset in a second direction is offset a second distance and the second distance is the same as the first distance.
3. The system as claimed in claim 1 wherein the lower interconnect has a loop height higher than a height of the second integrated circuit die.
4. The system as claimed in claim 1 wherein:
the single package encapsulant encapsulates the first, second, third, and fourth integrated circuit dies.
5. The system as claimed in claim 1 wherein the lower interconnect is partially within the interdie layer.
6. The system as claimed in claim 1 wherein the first, second, third, and fourth integrated circuit dies have active surfaces facing in a same direction.
7. The system as claimed in claim 6 further comprising a lower die stack having at least three dies including the first integrated circuit die and the second integrated circuit die.
8. The system as claimed in claim 6 further comprising:
a substrate having the first integrated circuit die attached thereto; and
wherein:
the lower interconnect connects the substrate to the first integrated circuit die.
9. The system as claimed in claim 6 wherein the interdie layer includes planar dimensions less than planar dimensions of the second integrated circuit die.
10. The system as claimed in claim 6 wherein the interdie layer includes the lower interconnect embedded partially within the interdie layer.
11. A method of manufacturing an integrated circuit package system comprising:
providing a first integrated circuit die having an interconnect proximal side;
attaching a second integrated circuit die over the first integrated circuit die, the second integrated circuit die having an interconnect distal side and an interconnect proximal side offset in a first direction from the interconnect proximal side of the first integrated circuit die;
forming an interdie layer over the second integrated circuit die;
attaching a third integrated circuit die over the interdie layer, the third integrated circuit die having an interconnect proximal side aligned with the interconnect distal side of the second integrated circuit die, and the interdie layer is recessed from the interconnect proximal side of the second integrated circuit die and the interconnect proximal side of the third integrated circuit die;
attaching a fourth integrated circuit die over the third integrated circuit die, the fourth integrated circuit die having an interconnect proximal side offset in a second direction from the interconnect proximal side of the third integrated circuit die with the second direction opposite from the first direction wherein the first, second, third, and fourth integrated circuit dies are a same size and have active surfaces facing in a same direction;
connecting a lower interconnect to an upper surface near the interconnect proximal side of the first integrated circuit die and an upper surface near the interconnect proximal side of the second integrated circuit die;
connecting an upper interconnect to an upper surface near the interconnect proximal side of the third integrated circuit die and an upper surface near the interconnect proximal side of the fourth integrated circuit die; and
forming a single package encapsulant in direct contact with the first integrated circuit die, the second integrated circuit die, the third integrated circuit die, the fourth integrated circuit die, and the interdie layer.
12. The method as claimed in claim 11 wherein:
attaching the second integrated circuit die includes attaching the second integrated circuit die offset a first distance; and
attaching the fourth integrated circuit die includes attaching the fourth integrated circuit die offset a second distance and the second distance is the same as the first distance.
13. The method as claimed in claim 11 wherein connecting the lower interconnect includes connecting the lower interconnect having a loop height higher than a height of the second integrated circuit die.
14. The method as claimed in claim 11 wherein:
forming the single package encapsulant includes encapsulating the first, second, third, and fourth integrated circuit dies.
15. The method as claimed in claim 11 wherein connecting the lower interconnect includes connecting the lower interconnect partially within the interdie layer.
16. The method as claimed in claim 11 further comprising forming a lower die stack having at least three dies including the first integrated circuit die and the second integrated circuit die.
17. The method as claimed in claim 11 further comprising:
attaching the first integrated circuit die to a substrate; and
wherein:
connecting the lower interconnect includes connecting the lower interconnect to the substrate from the first integrated circuit die.
18. The method as claimed in claim 11 wherein forming the interdie layer includes forming the interdie layer having planar dimensions less than planar dimensions of the second integrated circuit die.
19. The method as claimed in claim 11 wherein forming the interdie layer includes embedding the lower interconnect partially within the interdie layer.
US11/950,216 2006-12-20 2007-12-04 Integrated circuit package system with offset stacked die and method of manufacture thereof Active 2030-03-02 US8242607B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US87113406P true 2006-12-20 2006-12-20
US11/950,216 US8242607B2 (en) 2006-12-20 2007-12-04 Integrated circuit package system with offset stacked die and method of manufacture thereof

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US11/950,216 US8242607B2 (en) 2006-12-20 2007-12-04 Integrated circuit package system with offset stacked die and method of manufacture thereof
TW096147152A TWI499028B (en) 2006-12-20 2007-12-11 Integrated circuit package system with offset stacked die
KR20070129217A KR101485972B1 (en) 2006-12-20 2007-12-12 Integrated circuit package system with offset stacked die
JP2007327757A JP5263811B2 (en) 2006-12-20 2007-12-19 Integrated circuit package system and a manufacturing method thereof

Publications (2)

Publication Number Publication Date
US20080150158A1 US20080150158A1 (en) 2008-06-26
US8242607B2 true US8242607B2 (en) 2012-08-14

Family

ID=39541681

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/950,216 Active 2030-03-02 US8242607B2 (en) 2006-12-20 2007-12-04 Integrated circuit package system with offset stacked die and method of manufacture thereof

Country Status (4)

Country Link
US (1) US8242607B2 (en)
JP (1) JP5263811B2 (en)
KR (1) KR101485972B1 (en)
TW (1) TWI499028B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120056178A1 (en) * 2010-09-06 2012-03-08 Samsung Electronics Co., Ltd. Multi-chip packages
US9412722B1 (en) * 2015-02-12 2016-08-09 Dawning Leading Technology Inc. Multichip stacking package structure and method for manufacturing the same

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9153517B2 (en) 2008-05-20 2015-10-06 Invensas Corporation Electrical connector between die pad and z-interconnect for stacked die assemblies
US8704379B2 (en) 2007-09-10 2014-04-22 Invensas Corporation Semiconductor die mount by conformal die coating
JP4498403B2 (en) * 2007-09-28 2010-07-07 株式会社東芝 Semiconductor device and the semiconductor memory device
KR100886717B1 (en) * 2007-10-16 2009-03-04 주식회사 하이닉스반도체 Stacked semiconductor package and method of manufacturing thereof
TWI415201B (en) 2007-11-30 2013-11-11 Siliconware Prec Ind Co Ltd Multiple chips stack structure and method for fabricating the same
JP5150243B2 (en) * 2007-12-27 2013-02-20 株式会社東芝 A semiconductor memory device
JP5207868B2 (en) * 2008-02-08 2013-06-12 ルネサスエレクトロニクス株式会社 Semiconductor device
JP5763924B2 (en) 2008-03-12 2015-08-12 インヴェンサス・コーポレーション Support mounted electrically interconnecting the die assembly
JP4776675B2 (en) 2008-10-31 2011-09-21 株式会社東芝 Semiconductor memory card
KR20100049283A (en) * 2008-11-03 2010-05-12 삼성전자주식회사 Semiconductor package and method for manufacturing of the same
JP5126002B2 (en) * 2008-11-11 2013-01-23 セイコーエプソン株式会社 The method of manufacturing a semiconductor device and a semiconductor device
KR101013563B1 (en) * 2009-02-25 2011-02-14 주식회사 하이닉스반도체 Stack package
KR20100134354A (en) * 2009-06-15 2010-12-23 삼성전자주식회사 Semiconductor package, stack module, card and electronic system
TWI570879B (en) * 2009-06-26 2017-02-11 Invensas Corp Semiconductor assembly and die stack assembly
KR101026488B1 (en) * 2009-08-10 2011-04-01 주식회사 하이닉스반도체 Semiconductor package
KR101563630B1 (en) * 2009-09-17 2015-10-28 에스케이하이닉스 주식회사 A semiconductor package
US8552546B2 (en) * 2009-10-06 2013-10-08 Samsung Electronics Co., Ltd. Semiconductor package, semiconductor package structure including the semiconductor package, and mobile phone including the semiconductor package structure
KR20110044077A (en) * 2009-10-22 2011-04-28 삼성전자주식회사 Semiconductor package structure
TWI520213B (en) 2009-10-27 2016-02-01 Invensas Corp Selective die electrical insulation by additive process
WO2011113136A1 (en) * 2010-03-18 2011-09-22 Mosaid Technologies Incorporated Multi-chip package with offset die stacking and method of making same
KR20110138789A (en) * 2010-06-22 2011-12-28 하나 마이크론(주) Stack type semiconductor package
US8502375B2 (en) 2010-06-29 2013-08-06 Sandisk Technologies Inc. Corrugated die edge for stacked die semiconductor package
KR101686553B1 (en) * 2010-07-12 2016-12-14 삼성전자 주식회사 Chip Stacked Package and Package on Package
KR101213288B1 (en) 2011-01-25 2012-12-18 하나 마이크론(주) The semiconductor package and a method of manufacturing a laminated structure having cascading
WO2013071399A1 (en) * 2011-11-14 2013-05-23 Mosaid Technologies Incorporated Package having stacked memory dies with serially connected buffer dies
US9230942B2 (en) 2013-02-26 2016-01-05 Sandisk Information Technology (Shanghai) Co., Ltd. Semiconductor device including alternating stepped semiconductor die stacks
US9490195B1 (en) 2015-07-17 2016-11-08 Invensas Corporation Wafer-level flipped die stacks with leadframes or metal foil interconnects
US9871019B2 (en) 2015-07-17 2018-01-16 Invensas Corporation Flipped die stack assemblies with leadframe interconnects
US9825002B2 (en) 2015-07-17 2017-11-21 Invensas Corporation Flipped die stack
US9508691B1 (en) 2015-12-16 2016-11-29 Invensas Corporation Flipped die stacks with multiple rows of leadframe interconnects
US9595511B1 (en) 2016-05-12 2017-03-14 Invensas Corporation Microelectronic packages and assemblies with improved flyby signaling operation
US9728524B1 (en) 2016-06-30 2017-08-08 Invensas Corporation Enhanced density assembly having microelectronic packages mounted at substantial angle to board

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5793108A (en) * 1995-05-30 1998-08-11 Sharp Kabushiki Kaisha Semiconductor integrated circuit having a plurality of semiconductor chips
JP2001217383A (en) 2000-01-31 2001-08-10 Akita Electronics Co Ltd Semiconductor device and method of manufacturing the same
JP2001298150A (en) 2000-04-14 2001-10-26 Hitachi Ltd Semiconductor device and its manufacturing method
JP2002359346A (en) 2001-05-30 2002-12-13 Sharp Corp Semiconductor device and method of stacking semiconductor chips
US6514794B2 (en) 1999-12-23 2003-02-04 Rambus Inc. Redistributed bond pads in stacked integrated circuit die package
US6552423B2 (en) * 2000-02-18 2003-04-22 Samsung Electronics Co., Ltd. Higher-density memory card
US20050029645A1 (en) 2001-06-21 2005-02-10 Mess Leonard E. Stacked mass storage flash memory package
US7057269B2 (en) * 2002-10-08 2006-06-06 Chippac, Inc. Semiconductor multi-package module having inverted land grid array (LGA) package stacked over ball grid array (BGA) package
JP2006313798A (en) 2005-05-06 2006-11-16 Miyazaki Oki Electric Co Ltd Semiconductor device and its manufacturing method
US20060267173A1 (en) * 2005-05-26 2006-11-30 Sandisk Corporation Integrated circuit package having stacked integrated circuits and method therefor
US20070085184A1 (en) * 2005-10-13 2007-04-19 Stats Chippac Ltd. Stacked die packaging system
US20070194462A1 (en) * 2006-02-21 2007-08-23 Young Cheol Kim Integrated circuit package system with bonding lands
US7352057B2 (en) * 2004-10-08 2008-04-01 Infineon Technologies Ag Semiconductor module having an internal semiconductor chip stack, and method for producing said semiconductor module

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6621155B1 (en) * 1999-12-23 2003-09-16 Rambus Inc. Integrated circuit device having stacked dies and impedance balanced transmission lines
TWI255492B (en) * 2005-05-25 2006-05-21 Siliconware Prec Ind Co Ltd Multi-chip stack structure

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5793108A (en) * 1995-05-30 1998-08-11 Sharp Kabushiki Kaisha Semiconductor integrated circuit having a plurality of semiconductor chips
US6514794B2 (en) 1999-12-23 2003-02-04 Rambus Inc. Redistributed bond pads in stacked integrated circuit die package
JP2001217383A (en) 2000-01-31 2001-08-10 Akita Electronics Co Ltd Semiconductor device and method of manufacturing the same
US6552423B2 (en) * 2000-02-18 2003-04-22 Samsung Electronics Co., Ltd. Higher-density memory card
JP2001298150A (en) 2000-04-14 2001-10-26 Hitachi Ltd Semiconductor device and its manufacturing method
JP2002359346A (en) 2001-05-30 2002-12-13 Sharp Corp Semiconductor device and method of stacking semiconductor chips
US20070065987A1 (en) 2001-06-21 2007-03-22 Mess Leonard E Stacked mass storage flash memory package
US20050029645A1 (en) 2001-06-21 2005-02-10 Mess Leonard E. Stacked mass storage flash memory package
US6900528B2 (en) 2001-06-21 2005-05-31 Micron Technology, Inc. Stacked mass storage flash memory package
US7262506B2 (en) 2001-06-21 2007-08-28 Micron Technology, Inc. Stacked mass storage flash memory package
US7057269B2 (en) * 2002-10-08 2006-06-06 Chippac, Inc. Semiconductor multi-package module having inverted land grid array (LGA) package stacked over ball grid array (BGA) package
US7352057B2 (en) * 2004-10-08 2008-04-01 Infineon Technologies Ag Semiconductor module having an internal semiconductor chip stack, and method for producing said semiconductor module
JP2006313798A (en) 2005-05-06 2006-11-16 Miyazaki Oki Electric Co Ltd Semiconductor device and its manufacturing method
US20060267173A1 (en) * 2005-05-26 2006-11-30 Sandisk Corporation Integrated circuit package having stacked integrated circuits and method therefor
US20070085184A1 (en) * 2005-10-13 2007-04-19 Stats Chippac Ltd. Stacked die packaging system
US20070194462A1 (en) * 2006-02-21 2007-08-23 Young Cheol Kim Integrated circuit package system with bonding lands

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120056178A1 (en) * 2010-09-06 2012-03-08 Samsung Electronics Co., Ltd. Multi-chip packages
US9412722B1 (en) * 2015-02-12 2016-08-09 Dawning Leading Technology Inc. Multichip stacking package structure and method for manufacturing the same
CN105895624A (en) * 2015-02-12 2016-08-24 东琳精密股份有限公司 Multichip Stacking Package Structure And Method For Manufacturing The Same
CN105895624B (en) * 2015-02-12 2018-12-07 东琳精密股份有限公司 Multiple chip stack package structure and manufacturing method

Also Published As

Publication number Publication date
JP5263811B2 (en) 2013-08-14
JP2008160119A (en) 2008-07-10
TW200832672A (en) 2008-08-01
KR20080058186A (en) 2008-06-25
TWI499028B (en) 2015-09-01
KR101485972B1 (en) 2015-01-23
US20080150158A1 (en) 2008-06-26

Similar Documents

Publication Publication Date Title
US7364945B2 (en) Method of mounting an integrated circuit package in an encapsulant cavity
US6461897B2 (en) Multichip module having a stacked chip arrangement
US7391105B2 (en) Unit semiconductor chip and multi chip package with center bonding pads and methods for manufacturing the same
US7919871B2 (en) Integrated circuit package system for stackable devices
US6650008B2 (en) Stacked semiconductor packaging device
KR101510412B1 (en) An integrated circuit package system with an interposer
KR101364729B1 (en) Multichip package system
US7482203B2 (en) Stacked integrated circuit package-in-package system
US7598617B2 (en) Stack package utilizing through vias and re-distribution lines
US7368319B2 (en) Stacked integrated circuit package-in-package system
US8471394B2 (en) Integrated circuit packaging system with package-on-package and method of manufacture thereof
US8106500B2 (en) Stackable integrated circuit package system
US8039316B2 (en) Integrated circuit packaging system with stacked integrated circuit and heat spreader with openings and method of manufacture thereof
US7687315B2 (en) Stacked integrated circuit package system and method of manufacture therefor
US7901987B2 (en) Package-on-package system with internal stacking module interposer
US7501697B2 (en) Integrated circuit package system
US8264091B2 (en) Integrated circuit packaging system with encapsulated via and method of manufacture thereof
US7420269B2 (en) Stacked integrated circuit package-in-package system
US7977579B2 (en) Multiple flip-chip integrated circuit package system
US7868434B2 (en) Integrated circuit package-on-package stacking system
US7746656B2 (en) Offset integrated circuit package-on-package stacking system
US8906740B2 (en) Integrated circuit packaging system having dual sided connection and method of manufacture thereof
US7498667B2 (en) Stacked integrated circuit package-in-package system
US8405197B2 (en) Integrated circuit packaging system with stacked configuration and method of manufacture thereof
US8163600B2 (en) Bridge stack integrated circuit package-on-package system

Legal Events

Date Code Title Description
AS Assignment

Owner name: STATS CHIPPAC LTD., SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHIN, CHEE KEONG;REEL/FRAME:020195/0667

Effective date: 20071128

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY

Free format text: SECURITY INTEREST;ASSIGNORS:STATS CHIPPAC, INC.;STATS CHIPPAC LTD.;REEL/FRAME:036288/0748

Effective date: 20150806

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: STATS CHIPPAC PTE. LTE., SINGAPORE

Free format text: CHANGE OF NAME;ASSIGNOR:STATS CHIPPAC LTD.;REEL/FRAME:038388/0036

Effective date: 20160329