CN105656477A - 一种防止错锁的延时锁相环及方法 - Google Patents
一种防止错锁的延时锁相环及方法 Download PDFInfo
- Publication number
- CN105656477A CN105656477A CN201511024674.6A CN201511024674A CN105656477A CN 105656477 A CN105656477 A CN 105656477A CN 201511024674 A CN201511024674 A CN 201511024674A CN 105656477 A CN105656477 A CN 105656477A
- Authority
- CN
- China
- Prior art keywords
- delay
- signal
- lower link
- link delay
- uplink time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 26
- 230000003111 delayed effect Effects 0.000 claims description 48
- 210000001367 artery Anatomy 0.000 claims description 2
- 210000003462 vein Anatomy 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 7
- 230000006641 stabilisation Effects 0.000 description 5
- 238000011105 stabilization Methods 0.000 description 5
- 230000005611 electricity Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 230000002035 prolonged effect Effects 0.000 description 2
- 241001076939 Artines Species 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000001186 cumulative effect Effects 0.000 description 1
- 239000012467 final product Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201511024674.6A CN105656477B (zh) | 2015-12-30 | 2015-12-30 | 一种防止错锁的延时锁相环及方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201511024674.6A CN105656477B (zh) | 2015-12-30 | 2015-12-30 | 一种防止错锁的延时锁相环及方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN105656477A true CN105656477A (zh) | 2016-06-08 |
CN105656477B CN105656477B (zh) | 2018-11-16 |
Family
ID=56490915
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201511024674.6A Active CN105656477B (zh) | 2015-12-30 | 2015-12-30 | 一种防止错锁的延时锁相环及方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN105656477B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107181488A (zh) * | 2017-06-07 | 2017-09-19 | 上海乐野网络科技有限公司 | 一种去除时钟jitter的电路结构 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6232806B1 (en) * | 1998-10-21 | 2001-05-15 | International Business Machines Corporation | Multiple-mode clock distribution apparatus and method with adaptive skew compensation |
US20050052252A1 (en) * | 2003-07-15 | 2005-03-10 | Galibois Joseph F. | Synchronizing unit for redundant system clocks |
US20060170471A1 (en) * | 2005-02-03 | 2006-08-03 | Mosaid Technologies, Inc. | Method and apparatus for initializing a delay locked loop |
US20150002196A1 (en) * | 2013-06-27 | 2015-01-01 | Micron Technology, Inc. | Semiconductor device having dll circuit |
CN104320132A (zh) * | 2014-09-29 | 2015-01-28 | 山东华芯半导体有限公司 | 延迟锁相环和占空比矫正电路 |
CN204481794U (zh) * | 2015-03-25 | 2015-07-15 | 西安华芯半导体有限公司 | 一种自动调整延迟锁相环初始延迟的延迟锁相电路 |
-
2015
- 2015-12-30 CN CN201511024674.6A patent/CN105656477B/zh active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6232806B1 (en) * | 1998-10-21 | 2001-05-15 | International Business Machines Corporation | Multiple-mode clock distribution apparatus and method with adaptive skew compensation |
US20050052252A1 (en) * | 2003-07-15 | 2005-03-10 | Galibois Joseph F. | Synchronizing unit for redundant system clocks |
US20060170471A1 (en) * | 2005-02-03 | 2006-08-03 | Mosaid Technologies, Inc. | Method and apparatus for initializing a delay locked loop |
US20150002196A1 (en) * | 2013-06-27 | 2015-01-01 | Micron Technology, Inc. | Semiconductor device having dll circuit |
CN104320132A (zh) * | 2014-09-29 | 2015-01-28 | 山东华芯半导体有限公司 | 延迟锁相环和占空比矫正电路 |
CN204481794U (zh) * | 2015-03-25 | 2015-07-15 | 西安华芯半导体有限公司 | 一种自动调整延迟锁相环初始延迟的延迟锁相电路 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107181488A (zh) * | 2017-06-07 | 2017-09-19 | 上海乐野网络科技有限公司 | 一种去除时钟jitter的电路结构 |
Also Published As
Publication number | Publication date |
---|---|
CN105656477B (zh) | 2018-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9035684B2 (en) | Delay locked loop and method of generating clock | |
US9191187B2 (en) | Reception circuit and semiconductor integrated circuit | |
WO2015149653A1 (zh) | 一种时钟占空比调整电路及多相位时钟产生器 | |
US20180013434A1 (en) | Spread spectrum clocking phase error cancellation for analog cdr/pll | |
US8786329B1 (en) | Method for doubling the frequency of a reference clock | |
KR20140003101A (ko) | 위상 검출 회로 및 이를 이용한 동기 회로 | |
JP5815999B2 (ja) | 位相固定ループ | |
US10530563B2 (en) | Clock synchronization device | |
US10116433B2 (en) | Circuit arrangement and method for clock and data recovery | |
CN109428593B (zh) | 重新对准回路的电路、锁相回路、重新对准强度调整方法 | |
CN104242921A (zh) | 一种高频延迟锁相环及其时钟处理方法 | |
CN105656477A (zh) | 一种防止错锁的延时锁相环及方法 | |
CN105959001A (zh) | 变频域全数字锁相环及锁相控制方法 | |
KR102396799B1 (ko) | 클록 위상 생성을 위한 방법 및 장치 | |
JP6912381B2 (ja) | 位相同期回路、位相同期方法および通信装置 | |
JP5433432B2 (ja) | 位相周波数比較器およびシリアル伝送装置 | |
KR101905097B1 (ko) | 위상 검출기 | |
CN104253610A (zh) | 一种延迟锁相环防止错锁的电路及方法 | |
JP2024509432A (ja) | クロックデータリカバリ回路及びクロックデータリカバリ方法 | |
CN109428592B (zh) | 一种产生高频特定序列脉冲的方法和系统 | |
US8659332B2 (en) | Signal circuit | |
KR100756136B1 (ko) | 광대역 주파수 동작범위를 갖는 지연고정루프 회로 및 그위상고정방법 | |
CN205249185U (zh) | 锁相环 | |
KR101823790B1 (ko) | 업 또는 다운 펄스 타이밍 매칭을 이용한 저 지터 선형 위상 고정 루프 | |
KR102366972B1 (ko) | 전류 제어 발진기를 이용한 클럭 및 데이터 복구장치 및 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20240122 Address after: 518000, Room 101, Building 104, Huafa North Road, Futian District, Shenzhen City, Guangdong Province Patentee after: Li Yan Country or region after: China Address before: 518060 School of Computer Software, Shenzhen University South Campus, Shenzhen, Guangdong Province A107 Patentee before: SHENZHEN University Country or region before: China |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20240227 Address after: 518057, 216E, 2nd Floor, Building 3, Zone 30, Kefa Road, Science Park Community, Yuehai Street, Nanshan District, Shenzhen City, Guangdong Province Patentee after: Simulated Microelectronics (Shenzhen) Co.,Ltd. Country or region after: China Address before: 518000, Room 101, Building 104, Huafa North Road, Futian District, Shenzhen City, Guangdong Province Patentee before: Li Yan Country or region before: China |