CN105097535B - FinFet器件的制造方法 - Google Patents

FinFet器件的制造方法 Download PDF

Info

Publication number
CN105097535B
CN105097535B CN201410199311.5A CN201410199311A CN105097535B CN 105097535 B CN105097535 B CN 105097535B CN 201410199311 A CN201410199311 A CN 201410199311A CN 105097535 B CN105097535 B CN 105097535B
Authority
CN
China
Prior art keywords
region
source
fin
doping
drain
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410199311.5A
Other languages
English (en)
Other versions
CN105097535A (zh
Inventor
刘金彪
王垚
王桂磊
杨涛
刘青
李俊峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institute of Microelectronics of CAS
Original Assignee
Institute of Microelectronics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Microelectronics of CAS filed Critical Institute of Microelectronics of CAS
Priority to CN201410199311.5A priority Critical patent/CN105097535B/zh
Priority to US14/402,303 priority patent/US9590076B1/en
Priority to PCT/CN2014/083497 priority patent/WO2015172439A1/zh
Publication of CN105097535A publication Critical patent/CN105097535A/zh
Application granted granted Critical
Publication of CN105097535B publication Critical patent/CN105097535B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
    • H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604—Chemical etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Inorganic Chemistry (AREA)
  • Thin Film Transistor (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

本发明提供了一种FinFet器件的制造方法，包括：提供衬底；对衬底进行源漏掺杂；刻蚀掺杂后的衬底，以形成源区和漏区；在源区和漏区之间形成鳍沟道；在鳍沟道上形成栅极。本发明在衬底上进行完源漏掺杂之后，才进行鳍以及栅极的形成，使得源漏掺杂如同平面器件的掺杂，保证了源漏掺杂的质量，提高了FinFet器件的性能。

Description

FinFet器件的制造方法
技术领域
本发明涉及半导体制造领域，特别涉及一种FinFet器件的制造方法。
背景技术
随着平面半导体器件的尺寸不断缩小，短沟道效应愈发突出，提高栅控能力成为下一代器件的开发中的重点方向，类似FinFet(鳍式场效应晶体管)的多栅器件，FinFet是具有鳍型沟道结构的晶体管，它利用薄鳍(Fin)的几个表面作为沟道，可以增大工作电流，从而可以防止传统晶体管中的短沟道效应。
在FinFet器件的实际制备过程中，一个重要的挑战就是FinFet源漏掺杂区的制备，在平面器件当中，离子都直接注入到平面器件表面，在通过退火进行激活，掺杂浓度分布较为均匀。而FinFet源漏注入时，要求在Fin的顶部和侧墙部分同时注入并获得近似相同的浓度分布即共型掺杂，为了实现这个目的，一般多尝试采用大角度注入或是等离子体掺杂的方法。
然而，传统的大角度注入会受到Fin的间距较小而带来的阴影效应的影响，而导致不均匀掺杂，鳍的侧面的掺杂浓度较顶部小。等离子体掺杂尽管能实现均匀的掺杂，但由于不能进行质量筛选，又有可能会引入其他缺陷，影响器件的特性。
发明内容
本发明的目的旨在解决上述技术缺陷，提供一种FinFet器件的制造方法，实现共型掺杂。
为此，本发明提供了一种FinFet器件的制造方法，包括：
提供衬底；
对衬底以平面半导体器件掺杂方式进行源漏掺杂；
刻蚀掺杂后的衬底，以形成源区和漏区；
在源区和漏区之间形成鳍沟道；
在所述鳍沟道上形成栅极。
可选的，在源区和漏区之间形成鳍的步骤具体包括：
在源区和漏区之外的衬底上形成介质层；
进行平坦化，直至暴露源区和漏区；
刻蚀源区和漏区之间的介质层，以在介质层中形成鳍沟道区；
在鳍沟道区内形成鳍沟道；
至少去除部分厚度的介质层。
可选的，通过选择性外延生长在鳍沟道区内形成鳍沟道。
可选的，去除部分厚度的介质层，剩余的介质层为隔离结构。
可选的，通过离子注入或外延掺杂的方式对衬底进行源漏掺杂。
可选的，源漏掺杂的浓度大于1e20cm-3。可选的，
本发明实施例提供的FinFet器件的制造方法，在衬底上进行完源漏掺杂之后，才进行鳍以及栅极的形成，使得源漏掺杂如同平面器件的掺杂，保证了源漏掺杂的质量，提高了FinFet器件的性能。
附图说明
本发明上述的和/或附加的方面和优点从下面结合附图对实施例的描述中将变得明显和容易理解，其中：
图1示出了根据本发明实施例的FinFet器件的制造方法的流程图；
图2-图8示出了根据本发明实施例的FinFet器件的各个形成阶段的立体示意图；
图9为图8中沿栅极方向的截面示意图。
具体实施方式
下面详细描述本发明的实施例，所述实施例的示例在附图中示出，其中自始至终相同或类似的标号表示相同或类似的元件或具有相同或类似功能的元件。下面通过参考附图描述的实施例是示例性的，仅用于解释本发明，而不能解释为对本发明的限制。
在附图中示出了根据本发明实施例的层结构示意图。这些图并非是按比例绘制的，其中为了清楚的目的，放大了某些细节，并且可能省略了某些细节。图中所示出的各种区域、层的形状以及它们之间的相对大小、位置关系仅是示例性的，实际中可能由于制造公差或技术限制而有所偏差，并且本领域技术人员根据实际所需可以另外设计具有不同形状、大小、相对位置的区域/层。
正如背景技术的描述，为了达到FinFet器件离子注入的共型掺杂，本发明提出了一种FinFet器件的制造方法，参考图1所示，包括步骤：
提供衬底；
对衬底进行源漏掺杂；
刻蚀掺杂后的衬底，以形成源区和漏区；
在源区和漏区之间形成鳍；
在所述鳍上形成栅极。
在本发明中，在衬底上进行完源漏掺杂之后，才进行鳍以及栅极的形成，使得源漏掺杂如同平面器件的掺杂，保证了源漏掺杂的质量，提高了FinFet器件的性能。
为了更好的理解本发明，以下将结合具体的实施例进行详细的描述。
首先，在步骤S01，提供半导体衬底，如图2所示。
在本发明中，所述半导体衬底可以为Si衬底、Ge衬底、SiGe衬底等体衬底。在本实施例中，所述衬底为体硅衬底。
而后，对衬底进行源漏掺杂，参考图2所示。
在对衬底进行掺杂时，可以采用平面器件进行源漏掺杂的方法，例如可以采用离子注入的方法或外延掺杂等方法进行掺杂。
在本实施例中，通过根据期望的晶体管结构，注入p型或n型掺杂物或杂质到所述衬底中，源漏掺杂的浓度大于1e20cm-3，而后进行退火来实现掺杂。在其他实施例中，可以通过在衬底上进行外延掺杂来实现。
接着，刻蚀掺杂后的衬底，以形成源区102和漏区104，如图3所示。
在本实施例中，具体地，首先，在掺杂后的衬底上形成图案化硬掩膜，例如氮化硅；而后，在硬掩膜的掩蔽下，利用刻蚀技术，例如RIE(反应离子刻蚀)的方法，进一步刻蚀衬底，从而形成源区和漏区；最后，将硬掩膜去除。
而后，在源区102和漏区104之间形成鳍沟道区108，如图5所示。
在本实施例中，具体地，首先，淀积介质材料，例如未掺杂的氧化硅(SiO2)、掺杂的氧化硅(如硼硅玻璃、硼磷硅玻璃等)、氮化硅(Si3N4)或其他低k介质材料；而后，进行平坦化，例如CMP(化学机械抛光)，直至暴露源区102和漏区104，从而，在衬底上形成介质层106，如图4所示；接着，进行掩膜，刻蚀源区和漏区之间的介质层，直到暴露衬底100，以在介质层中形成鳍沟道区108，如图5所示，该鳍沟道区用于形成鳍沟道；而后，在鳍沟道区中形成鳍沟道，如图6所示，可以通过选择性外延生长的方法在沟道区内形成鳍沟道；而后，去除部分厚度的介质层106，暴露出鳍沟道110，剩余的介质层为器件间的隔离结构112，如图7所示。当然，在其他实施例中，也可以将介质层全部去除，而后重新形成隔离结构。
接着，在鳍沟道上形成栅极，如图8、图9所示。
形成栅极的步骤同传统的鳍式器件形成栅的步骤，可以通过分别淀积栅介质层114、栅电极116和帽层(图未示出)，而后利用刻蚀技术进行刻蚀，以在鳍的沟道区域的侧壁及顶部上形成栅极，如图8所示。其中，所述栅介质层114可以为一层或多层结构，一层结构的一些实施例中，栅介质层可以为高k介质材料(例如，和氧化硅相比，具有高介电常数的材料)或其他栅介质材料，多层结构的一些实施例中，栅介质层可以包括界面层和高k介质材料，所述界面层可以为氧化硅、氮化硅、氮氧化硅或其他材料，高k介质材料例如铪基氧化物，HFO2、HfSiO、HfSiON、HfTaO、HfTiO等。所述栅电极116可以为一层或多层结构，栅电极可以包括金属栅电极或多晶硅，例如可以包括：Ti、TiAlx、TiN、TaNx、HfN、TiCx、TaCx、HfCx、Ru、TaNx、TiAlN、WCN、MoAlN、RuOx、多晶硅或其他合适的材料，或他们的组合。此处仅为示例，本发明不限于此。
而后，形成器件的其他结构，如形成侧墙、接触以及互连结构等。
以上所述，仅是本发明的较佳实施例而已，并非对本发明作任何形式上的限制。
虽然本发明已以较佳实施例披露如上，然而并非用以限定本发明。任何熟悉本领域的技术人员，在不脱离本发明技术方案范围情况下，都可利用上述揭示的方法和技术内容对本发明技术方案作出许多可能的变动和修饰，或修改为等同变化的等效实施例。因此，凡是未脱离本发明技术方案的内容，依据本发明的技术实质对以上实施例所做的任何简单修改、等同变化及修饰，均仍属于本发明技术方案保护的范围内。

Claims (6)

1.一种FinFet器件的制造方法，其特征在于，包括：
提供半导体衬底；
对衬底以平面半导体器件掺杂方式进行源漏掺杂；
刻蚀掺杂后的衬底，以形成源区和漏区；
在源区和漏区之间形成鳍沟道；
在鳍沟道上形成栅极。
2.根据权利要求1所述的制造方法，其特征在于，在源区和漏区之间形成鳍沟道的步骤具体包括：
在源区和漏区之外的衬底上形成介质层；
进行平坦化，直至暴露源区和漏区；
刻蚀源区和漏区之间的介质层，以在介质层中形成鳍沟道区；
在鳍沟道区内形成鳍沟道；
至少去除部分厚度的介质层。
3.根据权利要求2所述的制造方法，其特征在于，通过选择性外延生长在鳍沟道区内形成鳍沟道。
4.根据权利要求2所述的制造方法，其特征在于，去除部分厚度的介质层，剩余的介质层为隔离结构。
5.根据权利要求1所述的制造方法，其特征在于，通过离子注入或外延掺杂的方式对衬底进行源漏掺杂。
6.根据权利要求1所述的制造方法，其特征在于，源漏掺杂的浓度大于1e20cm-3。
CN201410199311.5A 2014-05-12 2014-05-12 FinFet器件的制造方法 Active CN105097535B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201410199311.5A CN105097535B (zh) 2014-05-12 2014-05-12 FinFet器件的制造方法
US14/402,303 US9590076B1 (en) 2014-05-12 2014-08-01 Method for manufacturing a FinFET device
PCT/CN2014/083497 WO2015172439A1 (zh) 2014-05-12 2014-08-01 接触电极制造方法和半导体器件

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410199311.5A CN105097535B (zh) 2014-05-12 2014-05-12 FinFet器件的制造方法

Publications (2)

Publication Number Publication Date
CN105097535A CN105097535A (zh) 2015-11-25
CN105097535B true CN105097535B (zh) 2018-03-13

Family

ID=54479221

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410199311.5A Active CN105097535B (zh) 2014-05-12 2014-05-12 FinFet器件的制造方法

Country Status (3)

Country Link
US (1) US9590076B1 (zh)
CN (1) CN105097535B (zh)
WO (1) WO2015172439A1 (zh)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103295899A (zh) * 2012-02-27 2013-09-11 中芯国际集成电路制造(上海)有限公司 FinFET器件制造方法
CN103311305A (zh) * 2013-06-13 2013-09-18 中国科学院半导体研究所 硅基横向纳米线多面栅晶体管及其制备方法

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6413802B1 (en) * 2000-10-23 2002-07-02 The Regents Of The University Of California Finfet transistor structures having a double gate channel extending vertically from a substrate and methods of manufacture
KR100481209B1 (ko) * 2002-10-01 2005-04-08 삼성전자주식회사 다중 채널을 갖는 모스 트랜지스터 및 그 제조방법
US6762448B1 (en) * 2003-04-03 2004-07-13 Advanced Micro Devices, Inc. FinFET device with multiple fin structures
US6716686B1 (en) * 2003-07-08 2004-04-06 Advanced Micro Devices, Inc. Method for forming channels in a finfet device
JP4796329B2 (ja) * 2004-05-25 2011-10-19 三星電子株式会社 マルチ−ブリッジチャンネル型ｍｏｓトランジスタの製造方法
US7348284B2 (en) * 2004-08-10 2008-03-25 Intel Corporation Non-planar pMOS structure with a strained channel region and an integrated strained CMOS flow
TWI283066B (en) * 2004-09-07 2007-06-21 Samsung Electronics Co Ltd Field effect transistor (FET) having wire channels and method of fabricating the same
KR100618893B1 (ko) * 2005-04-14 2006-09-01 삼성전자주식회사 반도체 소자 및 그 제조방법
KR100691006B1 (ko) * 2005-04-29 2007-03-09 주식회사 하이닉스반도체 메모리 소자의 셀 트랜지스터 구조 및 그 제조방법
US7858481B2 (en) * 2005-06-15 2010-12-28 Intel Corporation Method for fabricating transistor with thinned channel
US7547637B2 (en) * 2005-06-21 2009-06-16 Intel Corporation Methods for patterning a semiconductor film
US7279375B2 (en) * 2005-06-30 2007-10-09 Intel Corporation Block contact architectures for nanoscale channel transistors
US7323389B2 (en) * 2005-07-27 2008-01-29 Freescale Semiconductor, Inc. Method of forming a FINFET structure
US8354311B2 (en) * 2006-04-04 2013-01-15 Micron Technology, Inc. Method for forming nanofin transistors
US7709312B2 (en) * 2006-09-29 2010-05-04 Intel Corporation Methods for inducing strain in non-planar transistor structures
KR100836761B1 (ko) * 2006-12-08 2008-06-10 삼성전자주식회사 핀 전계 효과 트랜지스터 및 그 제조방법
US8883597B2 (en) * 2007-07-31 2014-11-11 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabrication of a FinFET element
US7727830B2 (en) * 2007-12-31 2010-06-01 Intel Corporation Fabrication of germanium nanowire transistors
KR101850703B1 (ko) * 2011-05-17 2018-04-23 삼성전자 주식회사 반도체 장치 및 그 제조 방법
US8871584B2 (en) * 2011-07-27 2014-10-28 Advanced Ion Beam Technology, Inc. Replacement source/drain finFET fabrication
US8685825B2 (en) * 2011-07-27 2014-04-01 Advanced Ion Beam Technology, Inc. Replacement source/drain finFET fabrication
CN103021854B (zh) * 2011-09-28 2015-09-16 中国科学院微电子研究所 制作鳍式场效应晶体管的方法以及由此形成的半导体结构
US20130200459A1 (en) * 2012-02-02 2013-08-08 International Business Machines Corporation Strained channel for depleted channel semiconductor devices
CN103579295B (zh) * 2012-07-25 2016-12-28 中国科学院微电子研究所 半导体器件及其制造方法
US9006786B2 (en) * 2013-07-03 2015-04-14 Taiwan Semiconductor Manufacturing Company, Ltd. Fin structure of semiconductor device
US9230819B2 (en) * 2013-04-05 2016-01-05 Lam Research Corporation Internal plasma grid applications for semiconductor fabrication in context of ion-ion plasma processing
US9391171B2 (en) * 2014-01-24 2016-07-12 International Business Machines Corporation Fin field effect transistor including a strained epitaxial semiconductor shell
US20150214339A1 (en) * 2014-01-24 2015-07-30 Varian Semiconductor Equipment Associates, Inc. Techniques for ion implantation of narrow semiconductor structures
US9876110B2 (en) * 2014-01-31 2018-01-23 Stmicroelectronics, Inc. High dose implantation for ultrathin semiconductor-on-insulator substrates
US9536985B2 (en) * 2014-09-29 2017-01-03 Globalfoundries Inc. Epitaxial growth of material on source/drain regions of FinFET structure
US9673277B2 (en) * 2014-10-20 2017-06-06 Applied Materials, Inc. Methods and apparatus for forming horizontal gate all around device structures
CN105374752B (zh) * 2015-10-26 2018-02-13 北京大学 一种垂直纳米线晶体管的集成方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103295899A (zh) * 2012-02-27 2013-09-11 中芯国际集成电路制造(上海)有限公司 FinFET器件制造方法
CN103311305A (zh) * 2013-06-13 2013-09-18 中国科学院半导体研究所 硅基横向纳米线多面栅晶体管及其制备方法

Also Published As

Publication number Publication date
CN105097535A (zh) 2015-11-25
US9590076B1 (en) 2017-03-07
WO2015172439A1 (zh) 2015-11-19
US20170054001A1 (en) 2017-02-23

Similar Documents

Publication Publication Date Title
US11145553B2 (en) Nonplanar device and strain-generating channel dielectric
US10103264B2 (en) Channel strain control for nonplanar compound semiconductor devices
KR101369560B1 (ko) ＦｉｎＦＥＴ를 위한 장치 및 방법
US8871584B2 (en) Replacement source/drain finFET fabrication
TWI527095B (zh) 具鰭式結構之半導體裝置及其製造方法
US8889500B1 (en) Methods of forming stressed fin channel structures for FinFET semiconductor devices
US9147753B2 (en) FinFET having uniform doping profile and method of forming the same
CN106847916A (zh) 半导体器件及其形成方法
US8980718B2 (en) PMOS transistors and fabrication method
TW201639014A (zh) 半導體裝置與其製作方法
CN103956338B (zh) 一种集成u形沟道器件和鳍形沟道器件的集成电路及其制备方法
CN105810729B (zh) 鳍式场效应晶体管及其制造方法
JP6173083B2 (ja) 電界効果半導体デバイスを製造する方法
CN102237277B (zh) 半导体器件及其形成方法
CN104576380B (zh) 一种finfet制造方法
CN106328501B (zh) 半导体器件的制造方法
CN106298665B (zh) 半导体器件的制造方法
US9117930B2 (en) Methods of forming stressed fin channel structures for FinFET semiconductor devices
CN104217948B (zh) 半导体制造方法
CN105097535B (zh) FinFet器件的制造方法
CN104465389B (zh) FinFet器件源漏区的形成方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant