CN104620351A - Soi晶圆的制造方法 - Google Patents

Soi晶圆的制造方法 Download PDF

Info

Publication number
CN104620351A
CN104620351A CN201380047651.XA CN201380047651A CN104620351A CN 104620351 A CN104620351 A CN 104620351A CN 201380047651 A CN201380047651 A CN 201380047651A CN 104620351 A CN104620351 A CN 104620351A
Authority
CN
China
Prior art keywords
wafer
soi
heat treatment
oxide film
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201380047651.XA
Other languages
English (en)
Chinese (zh)
Inventor
曲伟峰
田原史夫
大井裕喜
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shin Etsu Handotai Co Ltd
Original Assignee
Shin Etsu Handotai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Etsu Handotai Co Ltd filed Critical Shin Etsu Handotai Co Ltd
Publication of CN104620351A publication Critical patent/CN104620351A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19Preparing inhomogeneous wafers
    • H10P90/1904Preparing vertically inhomogeneous wafers
    • H10P90/1906Preparing SOI wafers
    • H10P90/1914Preparing SOI wafers using bonding
    • H10P90/1916Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02Elements
    • C30B29/06Silicon
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B31/00Diffusion or doping processes for single crystals or homogeneous polycrystalline material with defined structure; Apparatus therefor
    • C30B31/20Doping by irradiation with electromagnetic waves or by particle radiation
    • C30B31/22Doping by irradiation with electromagnetic waves or by particle radiation by ion-implantation
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B33/00After-treatment of single crystals or homogeneous polycrystalline material with defined structure
    • C30B33/06Joining of crystals
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6302Non-deposition formation processes
    • H10P14/6304Formation by oxidation, e.g. oxidation of the substrate
    • H10P14/6306Formation by oxidation, e.g. oxidation of the substrate of the semiconductor materials
    • H10P14/6308Formation by oxidation, e.g. oxidation of the substrate of the semiconductor materials of Group IV semiconductors
    • H10P14/6309Formation by oxidation, e.g. oxidation of the substrate of the semiconductor materials of Group IV semiconductors of silicon in uncombined form, i.e. pure silicon
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6302Non-deposition formation processes
    • H10P14/6322Formation by thermal treatments
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/69Inorganic materials
    • H10P14/692Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
    • H10P14/6921Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon
    • H10P14/69215Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material being a silicon oxide, e.g. SiO2
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P36/00Gettering within semiconductor bodies
    • H10P36/03Gettering within semiconductor bodies within silicon bodies
    • H10P36/07Gettering within semiconductor bodies within silicon bodies of silicon-on-insulator structures
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10Isolation regions comprising dielectric materials
    • H10W10/181Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/12Preparing bulk and homogeneous wafers
    • H10P90/16Preparing bulk and homogeneous wafers by reclaiming or re-processing

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Element Separation (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
CN201380047651.XA 2012-10-16 2013-09-12 Soi晶圆的制造方法 Pending CN104620351A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2012-229111 2012-10-16
JP2012229111A JP2014082316A (ja) 2012-10-16 2012-10-16 Soiウェーハの製造方法
PCT/JP2013/005396 WO2014061196A1 (ja) 2012-10-16 2013-09-12 Soiウェーハの製造方法

Publications (1)

Publication Number Publication Date
CN104620351A true CN104620351A (zh) 2015-05-13

Family

ID=50487777

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201380047651.XA Pending CN104620351A (zh) 2012-10-16 2013-09-12 Soi晶圆的制造方法

Country Status (7)

Country Link
US (1) US20150287630A1 (https=)
EP (1) EP2911183A1 (https=)
JP (1) JP2014082316A (https=)
KR (1) KR20150070096A (https=)
CN (1) CN104620351A (https=)
SG (1) SG11201501678UA (https=)
WO (1) WO2014061196A1 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113811983A (zh) * 2019-05-23 2021-12-17 东京毅力科创株式会社 基板处理方法和基板处理系统

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7172747B2 (ja) * 2019-03-06 2022-11-16 信越半導体株式会社 シリコン単結晶の抵抗率測定方法
US12164126B2 (en) * 2021-06-30 2024-12-10 Openlight Photonics, Inc. High bandwidth photonic integrated circuit with etalon compensation
CN113655094B (zh) * 2021-08-06 2024-01-19 上海新昇半导体科技有限公司 一种确定硅片导电类型的方法

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1692482A (zh) * 2003-02-14 2005-11-02 三菱住友硅晶株式会社 硅片的制造方法
US20060228846A1 (en) * 2005-04-07 2006-10-12 Sumco Corporation Process for Producing SOI Substrate and Process for Regeneration of Layer Transferred Wafer in the Production
US20080124929A1 (en) * 2005-11-28 2008-05-29 Hidehiko Okuda Process for Regenerating Layer Transferred Wafer and Layer Transferred Wafer Regenerated by the Process
CN101490806A (zh) * 2006-07-14 2009-07-22 信越半导体股份有限公司 剥离晶片的再利用方法
US20110183445A1 (en) * 2010-01-26 2011-07-28 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate
JP2011238758A (ja) * 2010-05-10 2011-11-24 Shin Etsu Handotai Co Ltd Soiウェーハの製造方法
WO2012101957A1 (ja) * 2011-01-24 2012-08-02 信越半導体株式会社 シリコン単結晶ウェーハの製造方法及びアニールウェーハ

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1692482A (zh) * 2003-02-14 2005-11-02 三菱住友硅晶株式会社 硅片的制造方法
US20060228846A1 (en) * 2005-04-07 2006-10-12 Sumco Corporation Process for Producing SOI Substrate and Process for Regeneration of Layer Transferred Wafer in the Production
US20080124929A1 (en) * 2005-11-28 2008-05-29 Hidehiko Okuda Process for Regenerating Layer Transferred Wafer and Layer Transferred Wafer Regenerated by the Process
CN101490806A (zh) * 2006-07-14 2009-07-22 信越半导体股份有限公司 剥离晶片的再利用方法
US20110183445A1 (en) * 2010-01-26 2011-07-28 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate
JP2011238758A (ja) * 2010-05-10 2011-11-24 Shin Etsu Handotai Co Ltd Soiウェーハの製造方法
WO2012101957A1 (ja) * 2011-01-24 2012-08-02 信越半導体株式会社 シリコン単結晶ウェーハの製造方法及びアニールウェーハ

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113811983A (zh) * 2019-05-23 2021-12-17 东京毅力科创株式会社 基板处理方法和基板处理系统

Also Published As

Publication number Publication date
JP2014082316A (ja) 2014-05-08
KR20150070096A (ko) 2015-06-24
SG11201501678UA (en) 2015-04-29
US20150287630A1 (en) 2015-10-08
WO2014061196A1 (ja) 2014-04-24
EP2911183A1 (en) 2015-08-26

Similar Documents

Publication Publication Date Title
US7763541B2 (en) Process for regenerating layer transferred wafer
CN101490806B (zh) 剥离晶片的再利用方法
CN104115255B (zh) 贴合soi晶片的制造方法
CN104025254A (zh) 贴合soi晶片的制造方法
KR20090081335A (ko) 접합 웨이퍼의 제조 방법
CN104956464B (zh) Soi晶圆的制造方法以及soi晶圆
JP2002184960A (ja) Soiウェーハの製造方法及びsoiウェーハ
CN101356622A (zh) 贴合晶片的制造方法
CN104620351A (zh) Soi晶圆的制造方法
JP4636110B2 (ja) Soi基板の製造方法
US7582540B2 (en) Method for manufacturing SOI wafer
CN102224568B (zh) 贴合晶片的制造方法
US20190198386A1 (en) Method for manufacturing bonded soi wafer
CN105264641B (zh) 贴合晶圆的制造方法
JP5541136B2 (ja) 貼り合わせsoiウエーハの製造方法
CN100501922C (zh) Simox基板的制造方法
WO2014080565A1 (ja) Soiウェーハの製造方法
JP2016082093A (ja) 貼り合わせウェーハの製造方法
JP6500845B2 (ja) 貼り合わせウェーハの製造方法
US20080251879A1 (en) Method for Manufacturing Simox Substrate and Simox Substrate Obtained by this Method
CN106981451A (zh) 一种去除tm-soi顶层硅缺陷的方法
JP2012104666A (ja) 貼り合わせウェーハ及びその製造方法
JP2005286282A (ja) Simox基板の製造方法及び該方法により得られるsimox基板

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20150513

WD01 Invention patent application deemed withdrawn after publication