CN103959267B - 用于具有多个总线的pcie电桥的中断处理系统及方法 - Google Patents
用于具有多个总线的pcie电桥的中断处理系统及方法 Download PDFInfo
- Publication number
- CN103959267B CN103959267B CN201280058637.5A CN201280058637A CN103959267B CN 103959267 B CN103959267 B CN 103959267B CN 201280058637 A CN201280058637 A CN 201280058637A CN 103959267 B CN103959267 B CN 103959267B
- Authority
- CN
- China
- Prior art keywords
- bus
- interrupt
- message
- module
- memorizer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
- G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
- G06F13/4059—Coupling between buses using bus bridges where the bridge performs a synchronising function where the synchronisation uses buffers, e.g. for speed matching between buses
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Information Transfer Systems (AREA)
- Bus Control (AREA)
Abstract
Description
Claims (20)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201161565065P | 2011-11-30 | 2011-11-30 | |
US61/565,065 | 2011-11-30 | ||
US13/688,929 | 2012-11-29 | ||
US13/688,929 US9128920B2 (en) | 2011-11-30 | 2012-11-29 | Interrupt handling systems and methods for PCIE bridges with multiple buses |
PCT/IB2012/002561 WO2013080027A2 (en) | 2011-11-30 | 2012-11-30 | Interrupt handling systems and methods for pcie bridges with multiple buses |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103959267A CN103959267A (zh) | 2014-07-30 |
CN103959267B true CN103959267B (zh) | 2016-10-26 |
Family
ID=47557396
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201280058637.5A Active CN103959267B (zh) | 2011-11-30 | 2012-11-30 | 用于具有多个总线的pcie电桥的中断处理系统及方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9128920B2 (zh) |
CN (1) | CN103959267B (zh) |
WO (1) | WO2013080027A2 (zh) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8582450B1 (en) * | 2009-09-30 | 2013-11-12 | Shoretel, Inc. | Status reporting system |
US8914566B2 (en) * | 2012-06-19 | 2014-12-16 | Teradyne, Inc. | Managing interrupts |
US9135200B2 (en) * | 2013-06-28 | 2015-09-15 | Futurewei Technologies, Inc. | System and method for extended peripheral component interconnect express fabrics |
US9672173B2 (en) | 2015-02-26 | 2017-06-06 | Red Hat Israel, Ltd. | Shared PCI interrupt line management |
CN106681816A (zh) * | 2016-12-27 | 2017-05-17 | 深圳开立生物医疗科技股份有限公司 | PCIe中断方法和系统 |
US11210246B2 (en) * | 2018-08-24 | 2021-12-28 | Advanced Micro Devices, Inc. | Probe interrupt delivery |
KR102555511B1 (ko) * | 2018-11-01 | 2023-07-14 | 에스케이하이닉스 주식회사 | 저장 장치 및 그 동작 방법 |
TWI764014B (zh) * | 2019-07-09 | 2022-05-11 | 三泰科技股份有限公司 | 應用於pcie對異質設備的中斷處理系統與方法 |
CN112241380B (zh) * | 2019-07-17 | 2024-03-08 | 昆山尚尼司电子科技有限公司 | 应用于pcie对异质设备的中断处理系统与方法 |
CN111078597B (zh) * | 2019-12-04 | 2021-07-30 | 江苏芯盛智能科技有限公司 | 一种中断消息生成装置、方法以及端设备 |
CN114257781A (zh) * | 2020-09-23 | 2022-03-29 | 京东方科技集团股份有限公司 | 双倍速率动态随机存储器读写控制方法、装置和系统 |
CN115189981B (zh) * | 2022-06-30 | 2023-12-01 | 东风汽车集团股份有限公司 | 一种基于主从可复用性的lin总线接口 |
CN115221083B (zh) * | 2022-09-05 | 2023-01-24 | 浪潮电子信息产业股份有限公司 | 一种PCIe中断处理方法、装置、设备及介质 |
US20240104033A1 (en) * | 2022-09-27 | 2024-03-28 | Htc Corporation | Signal transceiving device and signal transceiving method thereof |
CN115292219B (zh) * | 2022-10-10 | 2023-01-10 | 三未信安科技股份有限公司 | 一种在RISC-V平台中实现PCIe MSI中断的系统及方法 |
CN118075803A (zh) * | 2022-11-24 | 2024-05-24 | 华为技术有限公司 | 性能测试的方法和测试装置 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5790530A (en) * | 1995-11-18 | 1998-08-04 | Electronics And Telecommunications Research Institute | Message-passing multiprocessor system |
CN101739369A (zh) * | 2008-11-13 | 2010-06-16 | 索尼株式会社 | 中断检测装置和信息处理系统 |
CN101872330A (zh) * | 2009-11-04 | 2010-10-27 | 杭州海康威视数字技术股份有限公司 | 多pcie设备系统中断处理方法 |
CN102016812A (zh) * | 2008-04-28 | 2011-04-13 | 惠普开发有限公司 | 虚拟中断模式接口和用于虚拟化中断模式的方法 |
Family Cites Families (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3508206A (en) | 1967-05-01 | 1970-04-21 | Control Data Corp | Dimensioned interrupt |
US5185864A (en) | 1989-06-16 | 1993-02-09 | International Business Machines Corporation | Interrupt handling for a computing system with logical devices and interrupt reset |
US5355503A (en) | 1990-05-31 | 1994-10-11 | National Semiconductor Corporation | Event driven scanning of data input equipment using multi-input wake-up techniques |
US5103446A (en) * | 1990-11-09 | 1992-04-07 | Moses Computers, Inc. | Local area network adaptive throughput control for instantaneously matching data transfer rates between personal computer nodes |
DE69223303T2 (de) | 1991-09-27 | 1998-06-18 | Sun Microsystems Inc | Verfahren und Gerät für die dynamische Zuweisung von unadressierten Unterbrechungen |
US5319752A (en) * | 1992-09-18 | 1994-06-07 | 3Com Corporation | Device with host indication combination |
US5367689A (en) | 1992-10-02 | 1994-11-22 | Compaq Computer Corporation | Apparatus for strictly ordered input/output operations for interrupt system integrity |
AU1261995A (en) * | 1993-12-16 | 1995-07-03 | Intel Corporation | Multiple programmable interrupt controllers in a multi-processor system |
US5708814A (en) | 1995-11-21 | 1998-01-13 | Microsoft Corporation | Method and apparatus for reducing the rate of interrupts by generating a single interrupt for a group of events |
US5784649A (en) * | 1996-03-13 | 1998-07-21 | Diamond Multimedia Systems, Inc. | Multi-threaded FIFO pool buffer and bus transfer control system |
US5771387A (en) | 1996-03-21 | 1998-06-23 | Intel Corporation | Method and apparatus for interrupting a processor by a PCI peripheral across an hierarchy of PCI buses |
US5822568A (en) | 1996-05-20 | 1998-10-13 | Advanced Micro Devices, Inc. | System for improving the real-time functionality of a personal computer which employs an interrupt servicing DMA controller |
JP3697831B2 (ja) * | 1997-04-18 | 2005-09-21 | 株式会社日立製作所 | コンピュータシステム |
US6170025B1 (en) * | 1997-08-29 | 2001-01-02 | Intel Corporation | Distributed computer system supporting remote interrupts and lock mechanism |
US6308228B1 (en) * | 1998-11-23 | 2001-10-23 | Duke University | System and method of adaptive message pipelining |
US6253275B1 (en) * | 1998-11-25 | 2001-06-26 | Advanced Micro Devices, Inc. | Interrupt gating method for PCI bridges |
US6330630B1 (en) * | 1999-03-12 | 2001-12-11 | Intel Corporation | Computer system having improved data transfer across a bus bridge |
US6845419B1 (en) | 2000-01-24 | 2005-01-18 | Freescale Semiconductor, Inc. | Flexible interrupt controller that includes an interrupt force register |
TW501017B (en) * | 2000-04-05 | 2002-09-01 | Via Tech Inc | Processing method, chip set and controller for supporting message signaled interrupt |
US6629179B1 (en) * | 2000-07-31 | 2003-09-30 | Adaptec, Inc. | Message signaled interrupt generating device and method |
US6920516B2 (en) | 2000-08-31 | 2005-07-19 | Hewlett-Packard Development Company, L.P. | Anti-starvation interrupt protocol |
US7003615B2 (en) * | 2002-04-22 | 2006-02-21 | Broadcom Corporation | Tracking a non-posted writes in a system using a storage location to store a write response indicator when the non-posted write has reached a target device |
US7028122B2 (en) | 2002-08-07 | 2006-04-11 | Sun Microsystems, Inc. | System and method for processing node interrupt status in a network |
US7334086B2 (en) * | 2002-10-08 | 2008-02-19 | Rmi Corporation | Advanced processor with system on a chip interconnect technology |
US7564860B2 (en) * | 2003-05-08 | 2009-07-21 | Samsung Electronics Co., Ltd. | Apparatus and method for workflow-based routing in a distributed architecture router |
US7222262B2 (en) | 2003-08-05 | 2007-05-22 | Newisys, Inc. | Methods and devices for injecting commands in systems having multiple multi-processor clusters |
US7363412B1 (en) * | 2004-03-01 | 2008-04-22 | Cisco Technology, Inc. | Interrupting a microprocessor after a data transmission is complete |
DE602004007489D1 (de) * | 2004-05-11 | 2007-08-23 | Sgs Thomson Microelectronics | Unterbrechungsbehandlungssystem |
US7162559B1 (en) | 2005-03-08 | 2007-01-09 | Emc Corporation | System for controlling interrupts between input/output devices and central processing units |
US7325084B1 (en) | 2006-01-03 | 2008-01-29 | Emc Corporation | Messages signaling interrupt (MSI) processing system |
US7461210B1 (en) * | 2006-04-14 | 2008-12-02 | Tilera Corporation | Managing set associative cache memory according to entry type |
US7496707B2 (en) * | 2006-08-22 | 2009-02-24 | International Business Machines Corporation | Dynamically scalable queues for performance driven PCI express memory traffic |
JP2008090375A (ja) | 2006-09-29 | 2008-04-17 | Hitachi Ltd | 割込み制御システム、およびこれを利用した記憶制御システム |
US7805556B2 (en) | 2007-05-01 | 2010-09-28 | Ricoh Company, Ltd. | Interrupt control apparatus, bus bridge, bus switch, image processing apparatus, and interrupt control method |
US8478834B2 (en) * | 2007-07-12 | 2013-07-02 | International Business Machines Corporation | Low latency, high bandwidth data communications between compute nodes in a parallel computer |
US8566492B2 (en) | 2009-12-31 | 2013-10-22 | Intel Corporation | Posting interrupts to virtual processors |
US8588228B1 (en) * | 2010-08-16 | 2013-11-19 | Pmc-Sierra Us, Inc. | Nonvolatile memory controller with host controller interface for retrieving and dispatching nonvolatile memory commands in a distributed manner |
-
2012
- 2012-11-29 US US13/688,929 patent/US9128920B2/en active Active
- 2012-11-30 CN CN201280058637.5A patent/CN103959267B/zh active Active
- 2012-11-30 WO PCT/IB2012/002561 patent/WO2013080027A2/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5790530A (en) * | 1995-11-18 | 1998-08-04 | Electronics And Telecommunications Research Institute | Message-passing multiprocessor system |
CN102016812A (zh) * | 2008-04-28 | 2011-04-13 | 惠普开发有限公司 | 虚拟中断模式接口和用于虚拟化中断模式的方法 |
CN101739369A (zh) * | 2008-11-13 | 2010-06-16 | 索尼株式会社 | 中断检测装置和信息处理系统 |
CN101872330A (zh) * | 2009-11-04 | 2010-10-27 | 杭州海康威视数字技术股份有限公司 | 多pcie设备系统中断处理方法 |
Also Published As
Publication number | Publication date |
---|---|
US20130198432A1 (en) | 2013-08-01 |
WO2013080027A3 (en) | 2013-08-08 |
US9128920B2 (en) | 2015-09-08 |
WO2013080027A2 (en) | 2013-06-06 |
CN103959267A (zh) | 2014-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103959267B (zh) | 用于具有多个总线的pcie电桥的中断处理系统及方法 | |
CN102110072B (zh) | 一种多处理器完全互访的方法及系统 | |
US7606933B2 (en) | Shared memory and high performance communication using interconnect tunneling | |
JP2005235197A (ja) | 複数のマスタを含むサブシステムをオープンコアプロトコルを基盤とするバスに連結するためのバスシステム | |
CN105765548A (zh) | 基于amba的设备中的ioapic中断的支持 | |
EP3176701B1 (en) | Systems and methods for transmitting an access request via a flexible register access bus | |
US20150363166A1 (en) | Translation layer for controlling bus access | |
TW201224764A (en) | Apparatus for managing interrupt cause and system for processing interrupt | |
JP6092351B2 (ja) | クロスダイ・インタフェース・スヌープ又はグローバル観測メッセージの順序付け | |
TWI750386B (zh) | 匯流排系統 | |
JP3417448B2 (ja) | 情報処理システム | |
JP2008503833A (ja) | 並列通信バスに連結された装置内で割込みメッセージを待ち行列に入れるためのコンピュータシステム及び方法 | |
US20140052879A1 (en) | Processor, information processing apparatus, and interrupt control method | |
CN105022707B (zh) | 接口单元装置 | |
JP5079502B2 (ja) | 並列通信バスを介して割り込みメッセージを伝送するためのコンピュータシステムおよび方法 | |
JP2005301714A (ja) | マルチcpuシステム、そのデータ転送方法、及びそのプログラム | |
JP2006092077A (ja) | バスシステム | |
JP5282325B2 (ja) | ポステッドライトバス制御装置 | |
JP2011107922A (ja) | 情報処理システム | |
KR20070079450A (ko) | 이종버스간의 통신 장치 및 방법 | |
JPH01133444A (ja) | システムバス制御装置 | |
JP2010224713A (ja) | データ転送システム | |
JP2011018358A5 (zh) | ||
JP2009277004A (ja) | データ転送装置及びデータ転送システム | |
JP2012128520A (ja) | データ処理装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20200430 Address after: Singapore City Patentee after: Marvell Asia Pte. Ltd. Address before: Ford street, Grand Cayman, Cayman Islands Patentee before: Kaiwei international Co. Effective date of registration: 20200430 Address after: Ford street, Grand Cayman, Cayman Islands Patentee after: Kaiwei international Co. Address before: Hamilton, Bermuda Patentee before: Marvell International Ltd. Effective date of registration: 20200430 Address after: Hamilton, Bermuda Patentee after: Marvell International Ltd. Address before: Babado J San Mega Le Patentee before: MARVELL WORLD TRADE Ltd. |
|
TR01 | Transfer of patent right |