CN103730487B - 一种提高正向耐压的可控硅台面结构及其制造工艺 - Google Patents

一种提高正向耐压的可控硅台面结构及其制造工艺 Download PDF

Info

Publication number
CN103730487B
CN103730487B CN201310682429.9A CN201310682429A CN103730487B CN 103730487 B CN103730487 B CN 103730487B CN 201310682429 A CN201310682429 A CN 201310682429A CN 103730487 B CN103730487 B CN 103730487B
Authority
CN
China
Prior art keywords
mesa
mesa structure
controllable silicon
recess
resistant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201310682429.9A
Other languages
English (en)
Other versions
CN103730487A (zh
Inventor
耿开远
周建
刘宗贺
李建新
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangsu Jilai Microelectronics Co.,Ltd.
Original Assignee
QIDONG JILAI ELECTRONIC CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by QIDONG JILAI ELECTRONIC CO Ltd filed Critical QIDONG JILAI ELECTRONIC CO Ltd
Priority to CN201310682429.9A priority Critical patent/CN103730487B/zh
Publication of CN103730487A publication Critical patent/CN103730487A/zh
Application granted granted Critical
Publication of CN103730487B publication Critical patent/CN103730487B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • H01L29/87Thyristor diodes, e.g. Shockley diodes, break-over diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H01L29/0661Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body specially adapted for altering the breakdown voltage by removing semiconductor material at, or in the neighbourhood of, a reverse biased junction, e.g. by bevelling, moat etching, depletion etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66083Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • H01L29/6609Diodes
    • H01L29/66121Multilayer diodes, e.g. PNPN diodes

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Weting (AREA)
  • Thyristors (AREA)

Abstract

本发明公开一种提高正向耐压的可控硅台面结构,包括阴极区、短基区、长基区、台面槽和硼穿通扩散区,所述硼穿通扩散区设于长基区的四周,每个硼穿通扩散区上开有穿通环,所述台面槽内填充有玻璃粉,台面槽的台面结构形成正角。还公开了一种提高正向耐压的可控硅台面结构的制造工艺。此种正角台面结构,使用一种特殊的化学腐蚀液,使得槽型改变,合适的槽型使得可控硅台面结构形成正角,正向耐压大大提高;且工艺简单,仅更换一种硅腐蚀液,工艺稳定、一致性高,且形成的正角角度可根据需求调整,大大提高了可控硅的耐压水平。

Description

一种提高正向耐压的可控硅台面结构及其制造工艺
技术领域
本发明涉及一种半导体器件,尤其涉及一种提高正向耐压的可控硅台面结构。
本发明还涉及一种提高正向耐压的可控硅台面结构的制造工艺。
背景技术
在可控硅的生产制造工艺过程中,为形成良好的耐压,通常采用台面挖槽加玻璃钝化的方法来实现。在台面槽与扩散区的匹配上有正角和负角之分,正角结构可使得承压时扩散区的势垒区加长,耐压水平得到明显提高,而负角结构势垒区较短,耐压偏低。如图1所示,但由于通常挖槽的硅腐蚀形成槽型固定(抛物线型),使得常规可控硅结构中台面结构均形成负角,正向耐压较低。部分可控硅为形成正角均采用特殊的复杂工艺,成本高,一致性差,成品率低,且仅适用于大电流可控硅(100A以上),对小可控硅无法实施。
发明内容
本发明提供一种提高正向耐压的可控硅台面结构。通过特殊腐蚀液腐蚀槽面,实现了台面槽和扩散区的正角结构。
本发明还提供一种提高正向耐压的可控硅台面结构的制造工艺。
一种提高正向耐压的可控硅台面结构,包括阴极区、短基区、长基区、台面槽和硼穿通扩散区,所述硼穿通扩散区设于长基区的四周,每个硼穿通扩散区上开有穿通环,所述台面槽内填充有玻璃粉,所述台面槽的台面结构形成正角。
所述台面槽的台面结构形成的正角α,75°≤α<90°。
一种提高正向耐压的可控硅台面结构的制造工艺,其工艺步骤包括:双面抛光片、氧化、光刻穿通、进行穿通扩散、短基区扩散、光刻阴极区、阴极扩散、光刻台面槽、化学腐蚀台面槽、玻璃钝化、光刻引线孔、正面蒸铝、铝反刻、铝合金、背面喷砂、背面金属化、芯片测试、划片和芯片包装,所述化学腐蚀台面槽的工艺条件为化学腐蚀液在-15+3℃时,腐蚀槽深为60-70μm,化学腐蚀液按摩尔比为冰乙酸:氢氟酸:硝酸:硫酸=0.9-1.1:2:2:2。
所述化学腐蚀液按摩尔比为冰乙酸:氢氟酸:硝酸:硫酸=1:2:2: 2。
本发明的有益效果:此种正角台面结构,使用一种特殊的硅腐蚀液,即冰乙酸、氢氟酸、硝酸、硫酸的混合液,使得槽型改变,合适的槽型使得可控硅台面结构形成正角,正向耐压大大提高;且工艺简单,仅更换一种硅腐蚀液,工艺稳定、一致性高,且形成的正角角度可根据需求调整,大大提高了可控硅的耐压水平。
附图说明
下面结合附图和具体实施方式对本发明作进一步说明。
图1是现有技术的结构示意图。
图2是本发明结构示意图。
其中:1、穿通环,2、短基区,3、阴极区,4、玻璃粉,5、台面槽,6、长基区,7、硼穿通扩散区。
具体实施方式
如图2所示,本发明的一种提高正向耐压的可控硅台面结构,包括阴极区、短基区、长基区、台面槽和硼穿通扩散区,所述硼穿通扩散区设于长基区的四周,每个硼穿通扩散区上开有穿通环,所述台面槽内填充有玻璃粉,所述台面槽的台面结构形成正角。
台面槽的台面结构形成的正角α,75°≤α<90°。台面槽的槽型为上窄下宽,这种槽型不同于普通的抛物线型,后者使得常规可控硅结构中台面结构均形成负角,正向耐压较低。
实施例1-3为一种提高正向耐压的可控硅台面结构的制造工艺的实施例。
实施例1
一种提高正向耐压的可控硅台面结构的制造工艺,其工艺步骤包括:双面抛光片、氧化、光刻穿通、进行穿通扩散、短基区扩散、光刻阴极区、阴极扩散、光刻台面槽、化学腐蚀台面槽、玻璃钝化、光刻引线孔、正面蒸铝、铝反刻、铝合金、背面喷砂、背面金属化、芯片测试、划片和芯片包装,所述化学腐蚀台面槽的工艺条件为化学腐蚀液在-18℃时,腐蚀槽深为60μm,化学腐蚀液按摩尔比为冰乙酸:氢氟酸:硝酸:硫酸=0.9:2:2:2。
实施例2
一种提高正向耐压的可控硅台面结构的制造工艺,其工艺步骤包括:双面抛光片、氧化、光刻穿通、进行穿通扩散、短基区扩散、光刻阴极区、阴极扩散、光刻台面槽、化学腐蚀台面槽、玻璃钝化、光刻引线孔、正面蒸铝、铝反刻、铝合金、背面喷砂、背面金属化、芯片测试、划片和芯片包装,所述化学腐蚀台面槽的工艺条件为化学腐蚀液在-15℃时,腐蚀槽深为65μm,化学腐蚀液按摩尔比为冰乙酸:氢氟酸:硝酸:硫酸=1:2:2:2。
实施例3
一种提高正向耐压的可控硅台面结构的制造工艺,其工艺步骤包括:双面抛光片、氧化、光刻穿通、进行穿通扩散、短基区扩散、光刻阴极区、阴极扩散、光刻台面槽、化学腐蚀台面槽、玻璃钝化、光刻引线孔、正面蒸铝、铝反刻、铝合金、背面喷砂、背面金属化、芯片测试、划片和芯片包装,所述化学腐蚀台面槽的工艺条件为化学腐蚀液在-12℃时,腐蚀槽深为70μm,化学腐蚀液按摩尔比为冰乙酸:氢氟酸:硝酸:硫酸=1.1:2:2:2。
具体工艺步骤如下:
一、双面抛光片
N型硅单晶片电阻率30-42Ω·cm,双面抛光后厚度220-230μm;
二、氧化
生长氧化层氧化,条件:T= 1150℃,t=1h干氧+7h湿氧+2 h干氧,要求:氧化层厚度1.5μm;
三、光刻穿通
采用双面光刻机,正常穿通光刻版将N型硅单晶片正背面图形对称曝光,光刻出的环窗口;
四、进行穿通扩散
条件:T= 1260-1275℃,t=150-200h,
要求:结深Xj=120-140μm;
五、短基区扩散
1、预淀积
条件:T=950-970℃,t= 1 h,R=38-40Ω/□;
2、再分布
条件:T=1240-1250℃ ,t= 24-35 h;
要求:结深Xj=33-38μm;
六、光刻阴极区
使用阴极版进行光刻
七、阴极扩散
用磷源进行扩散,
1、磷预淀积
条件:T=1140±20℃ , t= 2小时
2、磷再分布
条件:T= T , t= 1.5+X小时(先做小样,T、X视小样情况而定);
八、光刻台面槽
光刻版采用槽板;
九、化学腐蚀台面槽
化学腐蚀液在-15+3℃时,腐蚀槽深为60-70μm,化学腐蚀液按摩尔比为冰乙酸:氢氟酸:硝酸:硫酸=0.9-1.1:2:2:2;
十、玻璃钝化
采用 GP370玻璃粉刮涂,在扩散炉730±20℃温度下烧结,形成玻璃钝化层;
十一、光刻引线孔
采用引线孔板进行光刻;
十二、正面蒸铝
采用电子束蒸发台进行蒸铝,要求:铝层厚度3.5-4μm
十三、铝反刻
采用铝反刻版进行光刻;
十四、铝合金
条件:T=470±20℃,t=30分钟;
十五、背面喷砂
要求:用W20金刚砂喷出新鲜的硅表面;
十六、背面金属化
使用高真空电子束蒸发蒸发Ti -Ni -Ag三层金属(对应厚度:Ti :600-1000Å,Ni:3000-6000Å,Ag:6000-18000Å);
十七、芯片测试
采用JUNO DTS1000分立器件测试系统测试各参数;
十八、划片
将硅片划透,蓝膜划切越1/3厚度;
十九、芯片包装
此种正角台面结构,使用一种特殊的硅腐蚀液,即化学腐蚀液按摩尔比为冰乙酸:氢氟酸:硝酸:硫酸=0.9-1.1:2:2:2,使得槽型改变,合适的槽型使得可控硅台面结构形成正角,正向耐压大大提高;且工艺简单,仅更换一种硅腐蚀液,工艺稳定、一致性高,且形成的正角角度可根据需求调整,大大提高了可控硅的耐压水平。

Claims (2)

1.一种提高正向耐压的可控硅台面结构的制造工艺,其特征在于:可控硅台面结构包括阴极区、短基区、长基区、台面槽和硼穿通扩散区,所述硼穿通扩散区设于长基区的四周,每个硼穿通扩散区上开有穿通环,所述台面槽内填充有玻璃粉,所述台面槽的台面结构形成正角;所述台面槽的台面结构形成的正角α,75°≤α<90°,其工艺步骤包括:双面抛光片、氧化、光刻穿通、进行穿通扩散、短基区扩散、光刻阴极区、阴极扩散、光刻台面槽、化学腐蚀台面槽、玻璃钝化、光刻引线孔、正面蒸铝、铝反刻、铝合金、背面喷砂、背面金属化、芯片测试、划片和芯片包装,其特征在于:所述化学腐蚀台面槽的工艺条件为化学腐蚀液在-15+3℃时,腐蚀槽深为60-70μm,化学腐蚀液按摩尔比为冰乙酸:氢氟酸:硝酸:硫酸=0.9-1.1:2:2:2。
2.根据权利要求1所述的一种提高正向耐压的可控硅台面结构的制造工艺,其特征在于:所述化学腐蚀液按摩尔比为冰乙酸:氢氟酸:硝酸:硫酸=1:2:2:2。
CN201310682429.9A 2013-12-16 2013-12-16 一种提高正向耐压的可控硅台面结构及其制造工艺 Active CN103730487B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310682429.9A CN103730487B (zh) 2013-12-16 2013-12-16 一种提高正向耐压的可控硅台面结构及其制造工艺

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310682429.9A CN103730487B (zh) 2013-12-16 2013-12-16 一种提高正向耐压的可控硅台面结构及其制造工艺

Publications (2)

Publication Number Publication Date
CN103730487A CN103730487A (zh) 2014-04-16
CN103730487B true CN103730487B (zh) 2017-07-18

Family

ID=50454501

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310682429.9A Active CN103730487B (zh) 2013-12-16 2013-12-16 一种提高正向耐压的可控硅台面结构及其制造工艺

Country Status (1)

Country Link
CN (1) CN103730487B (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201626279A (zh) * 2015-01-06 2016-07-16 緯創資通股份有限公司 保護方法與其電腦系統
CN104900692A (zh) * 2015-06-15 2015-09-09 江苏东晨电子科技有限公司 一种台面晶闸管及其制备方法
CN111816553B (zh) * 2020-05-29 2023-01-03 济宁东方芯电子科技有限公司 一种穿通结构可控硅芯片的生产方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102790083A (zh) * 2012-07-18 2012-11-21 启东吉莱电子有限公司 一种改进的可控硅结构及其生产工艺
CN102789980A (zh) * 2012-07-18 2012-11-21 启东吉莱电子有限公司 一种提高电压的短基区结构的生产工艺
CN103035491A (zh) * 2012-12-28 2013-04-10 浙江正邦电力电子有限公司 一种电力半导体芯片台面处理方法
CN203659873U (zh) * 2013-12-16 2014-06-18 启东吉莱电子有限公司 一种提高正向耐压的可控硅台面结构

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7628932B2 (en) * 2006-06-02 2009-12-08 Micron Technology, Inc. Wet etch suitable for creating square cuts in si

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102790083A (zh) * 2012-07-18 2012-11-21 启东吉莱电子有限公司 一种改进的可控硅结构及其生产工艺
CN102789980A (zh) * 2012-07-18 2012-11-21 启东吉莱电子有限公司 一种提高电压的短基区结构的生产工艺
CN103035491A (zh) * 2012-12-28 2013-04-10 浙江正邦电力电子有限公司 一种电力半导体芯片台面处理方法
CN203659873U (zh) * 2013-12-16 2014-06-18 启东吉莱电子有限公司 一种提高正向耐压的可控硅台面结构

Also Published As

Publication number Publication date
CN103730487A (zh) 2014-04-16

Similar Documents

Publication Publication Date Title
CN109234736B (zh) 一种高寿命铜钼蚀刻液及蚀刻方法
CN103730487B (zh) 一种提高正向耐压的可控硅台面结构及其制造工艺
CN108193281A (zh) 多晶黑硅制绒工艺
CN108598180A (zh) 一种整流二极管及其制备方法
CN102790083B (zh) 一种改进的可控硅结构及其生产工艺
CN102142465A (zh) 一种肖特基二极管的正面电极结构及其工艺制造方法
JP6191587B2 (ja) 半導体装置
CN109103242A (zh) 一种穿通结构的可控硅芯片及其生产方法
CN102789981B (zh) 一种可控硅的生产工艺
CN104810283A (zh) 一种适用于压接式封装的igbt芯片制造方法
CN105244414B (zh) 一种二硫化钼/ 硅异质结太阳能电池及其制备方法
CN103762265B (zh) 基于标准cmos工艺的新型光互连结构及其制备方法
CN107680962A (zh) 一种低正向电压tvs器件及其制造方法
CN203659873U (zh) 一种提高正向耐压的可控硅台面结构
CN101339955A (zh) 门极灵敏触发单向可控硅芯片及其生产方法
CN107245761A (zh) 金刚线多晶硅片制绒辅助剂及其应用
CN104681670A (zh) 太阳能电池表面钝化方法
CN208706655U (zh) 一种穿通结构的可控硅芯片
CN103730488B (zh) 一种切割槽形成可控硅穿通结构及其方法
JP5683139B2 (ja) 半導体装置およびその製造方法
CN106783606A (zh) 功率半导体器件及其制备方法
JP6235190B1 (ja) 半導体装置の製造方法
CN205428940U (zh) 一种带有深阱终端环结构的平面可控硅芯片
CN111668100B (zh) 一种快恢复二极管及其制备方法和应用
CN209766425U (zh) 一种带有过压斩波特性的可控硅芯片

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP03 Change of name, title or address
CP03 Change of name, title or address

Address after: 226200 1261 Gongyuan North Road, Huilong Town, Nantong City, Jiangsu Province

Patentee after: Jiangsu Jilai Microelectronics Co.,Ltd.

Address before: 226200 1261 Gongyuan North Road, Huilong Town, Qidong City, Nantong City, Jiangsu Province

Patentee before: QIDONG JILAI ELECTRONICS Co.,Ltd.

CP02 Change in the address of a patent holder
CP02 Change in the address of a patent holder

Address after: 226200 1800 Mudanjiang West Road, Huilong Town, Qidong City, Nantong City, Jiangsu Province

Patentee after: Jiangsu Jilai Microelectronics Co.,Ltd.

Address before: 226200 1261 Gongyuan North Road, Huilong Town, Nantong City, Jiangsu Province

Patentee before: Jiangsu Jilai Microelectronics Co.,Ltd.