CN103715190B - 发光器件 - Google Patents

发光器件 Download PDF

Info

Publication number
CN103715190B
CN103715190B CN201310451485.1A CN201310451485A CN103715190B CN 103715190 B CN103715190 B CN 103715190B CN 201310451485 A CN201310451485 A CN 201310451485A CN 103715190 B CN103715190 B CN 103715190B
Authority
CN
China
Prior art keywords
luminescent device
led chip
electrode
phosphor
metal film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201310451485.1A
Other languages
English (en)
Other versions
CN103715190A (zh
Inventor
三瓶友広
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Lekin Semiconductor Co Ltd
Original Assignee
LG Innotek Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LG Innotek Co Ltd filed Critical LG Innotek Co Ltd
Publication of CN103715190A publication Critical patent/CN103715190A/zh
Application granted granted Critical
Publication of CN103715190B publication Critical patent/CN103715190B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838Geometry or layout
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/36Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
    • H01L33/38Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
    • H01L33/382Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape the electrode extending partially in or entirely through the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/50Wavelength conversion elements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/52Encapsulations
    • H01L33/54Encapsulations having a particular shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/09Use of materials for the conductive, e.g. metallic pattern
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/28Applying non-metallic protective coatings
    • H05K3/284Applying non-metallic protective coatings for encapsulating mounted components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48237Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a die pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399Material
    • H01L2224/834Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/83439Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399Material
    • H01L2224/834Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/83444Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85439Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/64Heat extraction or cooling elements
    • H01L33/647Heat extraction or cooling elements the elements conducting electric current to or from the semiconductor body
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0274Optical details, e.g. printed circuits comprising integral optical means
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0332Structure of the conductor
    • H05K2201/0335Layered conductors or foils
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09909Special local insulating pattern, e.g. as dam around component
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007Types of components
    • H05K2201/10106Light emitting diode [LED]

Abstract

一种发光器件,在用于照明或显示的背光单元中使用,该发光器件被设置为包括:衬底,包括第一电极和第二电极;LED芯片,布置在第一电极上;以及坝体,布置在衬底上,其中坝体被布置为与LED芯片间隔开,其中衬底包括直接铜接合(DCB)衬底,该DCB衬底包含第一铜层和第二铜层的,以及其中第一电极和第二电极分别包括填充其表面的孔隙的金属膜。在本申请提供的发光器件中,金属膜被布置成填充已位于第一电极图案的表面中以及第二电极图案的表面中的孔隙,因此,可以提高第一电极图案与LED芯片之间的安装力,并且提高第二电极图案与接合线之间的接合力。

Description

发光器件
技术领域
本申请的实施例涉及一种在用于照明或显示的背光单元中使用的发光器件。
背景技术
这里,将提供本申请实施例的现有技术,该现有技术不一定必然是公知的。
发光器件(LED)是用于将电能转换成光的半导体器件。与现有光源(例如,荧光灯、白炽灯等)相比,LED的功耗低、具有半永久性寿命、响应速度快、安全以及环境友好。由于这些原因,许多研究都致力于用LED替代现有光源。LED现在被逐渐地用作照明器件的光源(例如,在室内和室外使用的各种灯、液晶显示器件、电子招牌以及路灯等)。
一般,使用LED的发光器件包括:两种电极图案,其被布置在衬底上;模铸壳体(mold housing),在其内部容纳电极图案的一部分,并被注入模铸,使得腔体形成以用作光发射器的填充空间;热沉层,其被布置在腔体中的电极图案上;LED芯片,其被布置在热沉层上;以及接合线,其将电极图案和LED芯片电连接。这里,光发射器通过填充空腔来密封LED芯片。取决于待实现的LED芯片的颜色,光发射器可以包括磷光体(phosphor)或可以由透明树脂形成。
发明内容
本申请实施例的目的之一是提供一种能够提高电极图案与LED芯片之间的安装力的发光器件。
一个实施例是一种发光器件。该发光器件包括:衬底,包括第一电极和第二电极;LED芯片,布置在第一电极上;以及坝体,布置在衬底上,其中坝体被布置为与LED芯片间隔开,其中衬底包括直接铜接合(DCB)衬底,该DCB衬底包含第一铜层和第二铜层,以及其中第一电极和第二电极分别包括填充其表面的孔隙的金属膜。
通过将金属膏涂敷到所述孔隙所在的表面上然后通过将所述金属膏干燥、烧结以及平坦化来布置所述金属膜。
金属膜可以包括Au和Ag中至少之一。
LED芯片可以被布置在第一电极的金属膜上,并且其中LED芯片和第一电极的金属膜通过粘合剂彼此接合。
粘合剂可以包括AuSn。
发光器件还可以包括将LED芯片与第二电极的金属膜连接的接合线。
发光器件还可以包括用来激励从LED芯片发出的光的磷光体。
磷光体可以被布置在LED芯片上。
磷光体可以包括从由如下磷光体组成的组中选出的至少一种磷光体:基于硅酸盐的磷光体、基于硫化物的磷光体、基于YAG的磷光体、基于TAG的磷光体以及基于氮化物的磷光体。
坝体可以是绝缘材料。
坝体的高度可以大于LED芯片的高度。
发光器件还可以包括形成在第一电极和第二电极上的封装层(encapsulationlayer)。
封装层可以是透光保护树脂。
发光器件还可以包括布置在第一电极和第二电极上方的防反射玻璃。
防反射玻璃可以与衬底平行。
防反射玻璃可以被布置在坝体上。
防反射玻璃可以被布置为与磷光体间隔开。
防反射玻璃可以包括膜。
发光器件还可以包括布置在第一铜层的表面上的防腐层。
衬底还可以包括衬底主体。
衬底主体可以被布置在第一铜层与第二铜层之间。
第二电极和安装在第一电极上的LED芯片可以彼此电连接。
坝体可以具有半球形、半椭圆形、半圆形、四边形以及具有上削边(upperchamfered edge)的四边形的任何一种形状。
在本申请的发光器件中,金属膜被布置成填充孔隙,该孔隙已位于第一电极图案的表面(其上安装有LED芯片)中以及第二电极图案的表面(连接至电极图案的接合线接合至该第二电极图案)中。因此,可以提高第一电极图案与LED芯片之间的安装力。而且,也可以提高第二电极图案与接合线之间的接合力。
附图说明
可以参考下列附图来具体描述配置和实施例,所述附图中相似的附图标记表示相似的元件,且其中:
图1为根据第一实施例的发光器件的剖视图;
图2为示出由图1中‘A’所示部分的放大的剖视图;
图3A至图3C为用于描述形成图1的DCB衬底的金属膜的方法的剖视图;
图4为示出由图1中‘B’所示部分的放大的剖视图;
图5为根据第二实施例的发光器件的剖视图;以及
图6为示出图5中的LED芯片和透镜彼此耦接的发光器件的示意图。
具体实施方式
为了说明的方便和清晰起见,每一层的厚度或尺寸可以被放大、省略或示意性示出。每一个组件的尺寸可能不一定表示其实际尺寸。
应当理解,当一元件被称为在另一个元件“上方”或“下方”时,其可直接位于该元件上方/下方,和/或也可以存在一个或多个介于中间的元件。当一元件被称为在“上方”或“下方”时,基于该元件能够包括“在该元件下方”以及“在该元件上方”。
可以参考附图具体描述实施例。
图1为根据第一实施例的发光器件的剖视图。参考图1,将描述根据第一实施例的发光器件的结构。
如图1所示,根据第一实施例的发光器件可以包括直接铜接合(DCB)衬底11、LED芯片14、磷光体16、接合线17、坝体18以及封装层“S”。
DCB衬底11可以包括衬底主体1、第一铜层2以及第二铜层3。
衬底主体1可以由陶瓷材料、高分子材料、树脂材料、硅材料等的至少任何之一或通过它们的任何组合形成,并且衬底主体1可以具有前侧101和面向前侧101的后侧102。前侧101和后侧102分别形成衬底主体1的外表面。如果衬底主体1的外表面是前侧101,则面向前侧101的另一个外表面可以是后侧102。
除了衬底主体1的上述材料之外,能够起到DCB衬底11的绝缘层和主体的作用的任何材料都能够用作衬底主体1的材料。例如,Al2O3、ALN、BeO等可以被用作衬底主体1的材料。
第一铜层2可以被布置在衬底主体1的前侧上。第二铜层3可以被布置在衬底主体1的后侧上。电极图案可以通过掩模蚀刻特定的电路图案而形成在第一铜层2上。因此,第一铜层2可以包括多个电极图案。这里,多个电极图案可以是第一电极图案12和第二电极图案13。
衬底主体1可以具有0.2至0.32mm的厚度。而且,第一铜层2和第二铜层3可以分别具有0.15至0.25mm的厚度。而且,考虑到LED芯片14的散热或LED芯片14的结合(junction),电极图案可以形成为彼此电气隔离。电极图案可以彼此分开0.25至0.4mm范围内的距离。
可以安装用于驱动LED芯片14的驱动电路(未示出)。驱动电路(未示出)可以起到驱动LED芯片14的作用,以便根据发光器件的目的和用途执行功能。
DCB衬底11是导热衬底。DCB衬底11可以将从LED芯片14产生的热量散发到外部。为了执行功能的目的,DCB衬底11可以包括第一铜层2和第二铜层3。
虽然在实施例中示出了第一铜层2和第二铜层3,然而也允许第一铜层2和第二铜层3由其他的金属层形成。例如,第一铜层2和第二铜层3可以由从由如下金属组成的组中选出的至少任意一种金属形成的金属层形成:Ag、Au、Ni、Al、Cr、Ru、Re、Pb、Sn、In、Zn、Pt、Mo、Ti、Ta、W等,或者可以由上述金属材料形成的合金层形成。
第一电极图案12和第二电极图案13可以由用于电连接至LED芯片14的电极组成。而且,第一电极图案12和第二电极图案13可以被电连接至用于驱动LED芯片14的驱动电路的方式被图案化。第一电极图案12和第二电极图案13可以执行将发光器件内的组件连接的电线的功能。因此,第一电极图案12和第二电极图案13可以由用于驱动LED芯片14的阳极和阴极构成。LED芯片14可以被安装在第一电极图案12上,第二电极图案13可以电连接至LED芯片14的电极焊盘15。
LED芯片14是一种用于发光的发光装置。LED芯片14可以是彩色LED芯片和UV LED芯片之一。彩色LED芯片可以形成为通过将蓝色LED芯片、红色LED芯片、绿色LED芯片、黄绿色LED芯片以及白色LED芯片的至少一个或多个结合获得的封装的形式。至少一个LED芯片14被安装在DCB衬底11的特定区域中,使得安装有LED芯片14的区域是发光区域。更具体地,LED芯片14可以被安装在DCB衬底11的第一电极图案12上的特定区域中。
图2为示出由图1中的‘A’所示部分的放大的剖视图。在下文中,将参考图2描述由“A”表示的部分的结构。
如图2所示,LED芯片14可以被安装为使得形成在第一电极图案12上的金属膜35和涂敷在金属膜35上的粘合剂“A”插入到第一铜层2和LED芯片14之间。这里,金属膜35可以由Ag、Au等制成,粘合剂“A”可以由AuSn等制成。然而,金属膜35和粘合剂“A”的材料不限于此。
金属膜35可以仅形成在安装有LED芯片14的部分上。由于金属膜35,可以提高第一电极图案12与LED芯片14之间的安装力。
如图3A所示,通过第一铜层2的晶界(grain boundary),多个孔隙31可以形成在包括第一电极图案12的第一铜层2的表面中。由于孔隙31,可能减小第一电极图案12与LED芯片14之间的安装力。然而,由于通过在第一铜层2上形成金属膜35而使孔隙31充满金属膜35,因而,第一电极图案12与LED芯片14之间的安装力可以通过金属膜35来得以增强。
图3A至图3C为用于描述形成图1的DCB衬底的金属膜的方法的剖视图。
在下文中,将参考图3A至图3C描述形成金属膜35的方法。
如图3A所示,通过第一铜层2的晶界,多个孔隙31可以形成在第一铜层2的表面中。
如图3B所示,金属膏33可以被涂敷在已经设置有孔隙31的第一铜层2的表面上。这里,金属膏33可以被涂敷在安装有LED芯片14的部分上以及与接合线17所接合的部分上。
如图3C所示,金属膏31依次被干燥、烧结以及压平。然后,填充孔隙31的金属膜35可以被设置在第一铜层2的表面上。
这里,用于防止铜被腐蚀的防腐层(未示出)可以被进一步设置在第一铜层2的未布置有金属膜35的表面上。
而且,LED芯片14可以包括电极焊盘15。电极焊盘15可以沿布置第二电极图案13的方向被布置在LED芯片14的顶面的预定区域中。
连续地,接合线17可以被分别接合至第二电极图案13和安装在第一电极图案12上的LED芯片14的电极焊盘15。因此,第二电极图案13和安装在第一电极图案12上的LED芯片14的电极焊盘15可以经由接合线17彼此电连接。接合线17可以由具有优良导电性的材料(例如,Au、Ag等)形成。
图4为示出图1中‘B’所示部分的放大的剖视图。
在第二电极图案13接合至接合线17的情况下,如图4所示,接合线17可以接合至布置在第二电极图案13上的金属膜35。
金属膜35被仅布置在接合线17所接合的部分上。因此,金属膜35能够提高第二电极图案13与接合线17之间的接合力。即,如图3A所示,通过第一铜层2的晶界,多个孔隙31可以布置在包括第二电极图案13的第一铜层2的表面中。由于孔隙31,可能减小第二电极图案13与接合线17之间的接合力。然而,由于孔隙31填充有金属膜35,因而,第二电极图案13与接合线17之间的接合力可以通过金属膜35来得以增强。由于形成金属膜35的方法与上述方法相同,因而将省略其详细说明。
磷光体16可以在LED芯片14上被布置为邻近电极焊盘15。这里,磷光体16可以包括至少一种磷光体。
磷光体16可以起到激励从LED芯片14发出的光的作用。例如,磷光体16可以包括基于硅酸盐的磷光体、基于硫化物的磷光体、基于YAG的磷光体、基于TAG的磷光体以及基于氮化物的磷光体的至少之一。
坝体18由绝缘材料制成。坝体18可以在DCB衬底11上被布置在第一电极图案12和第二电极图案13的外侧。坝体18可以形成为高于LED芯片14。坝体18可以具有各种形状。例如,坝体18可以具有半球形、半椭圆形、半圆形、四边形以及具有上削边的四边形中的任何一种形状。
封装层“S”可以被布置在第一电极图案12和第二电极图案13上方。即,封装层“S”可以被设置在由坝体18以及第一电极图案12和第二电极图案13形成的空间中。封装层“S”可以包括透光保护树脂。例如,封装层“S”可以包括硅树脂或环氧树脂,硅树脂或环氧树脂中的每一个均包括磷光体。
从LED芯片14产生的基准光可以向上传播。在邻近LED芯片14的表面的部分中,该基准光可以与被注入到封装层“S”中的磷光体吸收并被重新发出的辅助激励光混合。因此,基准光可以由白色来表示。这里,由于注入了磷光体的封装层“S”的形状引起颜色偏差以及颜色均匀度差异,因而封装层“S”可以形成为平坦的。
如上所述,由于根据第一实施例的发光器件包括DCB衬底11和安装在DCB衬底11上的LED芯片14,因而,LED芯片14被直接安装在DCB衬底11上,而不需要在衬底之外单独布置的电极图案以及布置在电极图案上的热沉层,使得能够减小发光器件的高度。
而且,在发光器件中,金属膜35被布置成填充孔隙31,该孔隙31已位于第一电极图案12的表面(其上安装有LED芯片14)中以及第二电极图案13的表面(连接至电极图案15的接合线17接合至该第二电极图案13)中。因此,可以提高第一电极图案12与LED芯片14之间的安装力,并且提高第二电极图案13与接合线17之间的接合力。
图5为根据第二实施例的发光器件的剖视图。
参照图5,根据第二实施例的发光器件可以包括DCB衬底11、LED芯片14、磷光体16、接合线17、坝体18以及防反射玻璃19。
由于衬底11、LED芯片14、接合线17以及坝体18的配置与前述第一实施例的相同,因而将省略其详细说明。而且,金属膜35与前述第一实施例相同,金属膜35形成为填充孔隙31,孔隙31已被设置在第一电极图案12的表面(其上安装有LED芯片14)中以及第二电极图案13的表面(连接至电极图案15的接合线17接合至该第二电极图案13)中。因此,也将省略其详细说明。
磷光体16可以在LED芯片14上被布置为邻近电极焊盘15。这里,磷光体16可以包括至少一种磷光体。
磷光体16可以起到激励从LED芯片14发出的光的作用。例如,磷光体16可以包括基于硅酸盐的磷光体、基于硫化物的磷光体、基于YAG的磷光体、基于TAG的磷光体以及基于氮化物的磷光体的至少之一。
根据LED芯片14,可以包括不同种类和数量的磷光体16。例如,当LED芯片14发出白光时,磷光体16可以包括绿色磷光体和红色磷光体。另外,当LED芯片14发出蓝光时,磷光体16可以包括绿色磷光体、黄色磷光体以及红色磷光体。
防反射玻璃19可以与DCB衬底11平行地布置在第一电极图案12和第二电极图案13上方以及坝体18上。防反射玻璃19可以与磷光体16间隔开。膜可以被用作防反射玻璃19。
防反射玻璃19的反射率小于树脂。因此,防反射玻璃19能够通过抑制光扩散来减小发光区域。例如,30个LED芯片14的发光面积可以为140mm2
图6为示出图5中的LED芯片和透镜彼此耦接的发光器件的示意图。
如上所述,由于根据第二实施例的发光器件包括DCB衬底11和安装在DCB衬底11上的LED芯片14,因而发光器件可以不包括在衬底之外单独布置的电极图案以及布置在电极图案上的热沉层。因此,LED芯片14被直接安装在DCB衬底11上,使得能够减小发光器件的高度。
另外,发光器件包括布置在LED芯片14上的磷光体16,从而减小发光器件的面积并提高发光器件的亮度。
而且,发光器件包括防反射玻璃19,从而抑制光扩散并减小发光区域。
也就是说,参照图6和下表1,在发光器件与爱迪生(Edison)的比较中,高度从44.2mm减小到22mm,外径从87mm减小到60mm,有效直径从70mm减小到44mm以及视场角从60°减小到58°。这里,如图6所示,发光器件包括透镜。透镜的内表面的内径和外径分别是23.24mm和23.85mm。
爱迪生 实施例
COB的发光区域(㎜) 23 11.8
高度(㎜) 44.2 22
外径(㎜) 87 60
有效直径(㎜) 70 44
视场角(°) 60(中等角度) 58(中等角度)
光束角(°) 33
几何效率 96.4
表1
而且,发光器件使用Au作为衬底的金属层,从而抑制所发出的光褪色。因此,发光器件能够防止光通量的退化。即,由于发光器件包括布置在LED芯片14上的磷光体16以及布置为与磷光体16间隔开的防反射玻璃19,几乎没有光抵达第一电极图案12和第二电极图案13,因此,低反射率的Au能够被用作衬底的金属层。
而且,在发光器件中,金属膜35被布置成填充孔隙31,孔隙31已位于第一电极图案12的表面(其上安装有LED芯片14)中以及第二电极图案13的表面(连接至电极图案15的接合线17接合至第二电极图案13)中。因此,可以提高第一电极图案12与LED芯片14之间的安装力,并且提高第二电极图案13与接合线17之间的接合力。
本说明书中任何提及的“一个实施例”,“一实施例”,“示例性实施例”等等是指结合实施例所描述的具体的特征、结构或特性都包括在本发明至少之一实施例中。本说明书中多处出现的这些语句并不必然全部涉及相同的实施例。此外,当结合任一实施例来描述具体的特征、结构或特性时,应当认为其落入到本领域技术人员结合其他实施例来实施该特征、结构或特性的范围中内。
虽然已经参照其中的多个阐释性实施例来对实施例进行描述,但是应该理解的是,本领域普通技术人员可以设计出的多种改进和实施例在本公开文本的原理的精神或范围内。更具体而言,在公开内容、附图以及权利要求的范围中,可以在组成部件和/或组合排列布局上进行多种改进和变型。除了组成部件和/或布局上的多种改进和变型以外,对于本领域的技术人员,选择性的使用也是显而易见的。

Claims (15)

1.一种发光器件,包括:
直接铜接合(DCB)衬底,包括衬底主体和布置在所述衬底主体上的第一铜层,其中所述第一铜层包括第一电极和第二电极,所述第一电极和所述第二电极彼此隔离;
第一金属膜,布置在所述第一电极上并填充所述第一电极的表面的孔隙;
LED芯片,布置在所述第一金属膜上;以及
防腐层,布置在所述第一铜层的未布置有所述第一金属膜的表面上。
2.根据权利要求1所述的发光器件,其中,通过将金属膏涂敷到所述孔隙所在的表面上然后通过将所述金属膏干燥、烧结以及平坦化来布置所述第一金属膜。
3.根据权利要求1所述的发光器件,其中,所述第一金属膜包括Au和Ag中至少之一。
4.根据权利要求1至3中任一权利要求所述的发光器件,其中所述LED芯片和所述第一金属膜通过粘合剂彼此接合;
所述LED芯片包括电极焊盘;
所述发光器件还包括:
磷光层,激励从所述LED芯片发出的光并且布置在所述LED芯片上;以及
封装层,布置在所述磷光层和所述电极焊盘上。
5.根据权利要求4所述的发光器件,其中,所述粘合剂包括AuSn。
6.根据权利要求1至3中任一权利要求所述的发光器件,其中所述LED芯片包括电极焊盘,其中所述发光器件还包括第二金属膜以及接合线,所述第二金属膜布置在所述第二电极上并填充所述第二电极的表面的孔隙,所述接合线将所述LED芯片的电极焊盘与所述第二金属膜连接。
7.根据权利要求4所述的发光器件,其中,所述磷光体包括从由如下磷光体组成的组中选出的至少一种磷光体:基于硅酸盐的磷光体、基于硫化物的磷光体、基于YAG的磷光体、基于TAG的磷光体以及基于氮化物的磷光体。
8.根据权利要求1至3中任一权利要求所述的发光器件,其中,所述发光器件还包括布置在所述DCB衬底上的坝体,所述坝体是绝缘材料。
9.根据权利要求1至3中任一权利要求所述的发光器件,其中,所述发光器件还包括布置在所述DCB衬底上的坝体,所述坝体的高度大于所述LED芯片的高度。
10.根据权利要求4所述的发光器件,其中,所述封装层是透光保护树脂。
11.根据权利要求1至3中任一权利要求所述的发光器件,还包括:坝体,布置在所述DCB衬底上;以及防反射玻璃,布置在所述坝体上;
其中所述LED芯片包括电极焊盘;
所述防反射玻璃的反射率小于树脂的反射率;
所述发光器件还包括:
磷光层,激励从所述LED芯片发出的光并且布置在所述LED芯片上;以及
透镜,布置在所述防反射玻璃上;
在所述防反射玻璃和所述磷光层之间存在间隔。
12.根据权利要求11所述的发光器件,其中,所述防反射玻璃与所述衬底平行。
13.根据权利要求11所述的发光器件,所述防反射玻璃包括膜。
14.根据权利要求1所述的发光器件,其中,所述第二电极和安装在所述第一电极上的所述LED芯片彼此电连接。
15.根据权利要求1至3中任一权利要求所述的发光器件,其中,所述发光器件还包括布置在所述DCB衬底上的坝体,所述坝体具有半球形、半椭圆形、半圆形、四边形以及具有上削边的四边形中的任何一种形状。
CN201310451485.1A 2012-09-28 2013-09-27 发光器件 Active CN103715190B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020120108580A KR101901890B1 (ko) 2012-09-28 2012-09-28 발광 장치
KR10-2012-0108580 2012-09-28

Publications (2)

Publication Number Publication Date
CN103715190A CN103715190A (zh) 2014-04-09
CN103715190B true CN103715190B (zh) 2018-03-09

Family

ID=49231347

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310451485.1A Active CN103715190B (zh) 2012-09-28 2013-09-27 发光器件

Country Status (5)

Country Link
US (1) US9093281B2 (zh)
EP (1) EP2713411B1 (zh)
JP (1) JP6426332B2 (zh)
KR (1) KR101901890B1 (zh)
CN (1) CN103715190B (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20140047750A (ko) * 2012-10-09 2014-04-23 엘지이노텍 주식회사 발광 장치
JP2017050445A (ja) * 2015-09-03 2017-03-09 パナソニックIpマネジメント株式会社 発光装置、及び照明装置
US11145795B2 (en) * 2016-05-31 2021-10-12 Citizen Electronics Co., Ltd. Light emitting apparatus and method for manufacturing same

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5066154U (zh) * 1973-10-19 1975-06-14
JPS5936980A (ja) * 1983-07-04 1984-02-29 Hitachi Ltd セラミック配線基板とその製造方法
JPH01272183A (ja) * 1988-04-25 1989-10-31 Toshiba Corp セラミックス回路基板
US6583444B2 (en) * 1997-02-18 2003-06-24 Tessera, Inc. Semiconductor packages having light-sensitive chips
JP2002313835A (ja) * 2001-04-09 2002-10-25 Oki Electric Ind Co Ltd ボンディングパッド、半導体装置及びワイヤボンディング方法
KR100407051B1 (ko) * 2001-11-16 2003-11-28 삼성전자주식회사 홈네트워크 시스템
KR20040073974A (ko) * 2003-02-14 2004-08-21 롬 앤드 하스 일렉트로닉 머트어리얼즈, 엘.엘.씨. 전기도금 조성물
US8125137B2 (en) * 2005-01-10 2012-02-28 Cree, Inc. Multi-chip light emitting device lamps for providing high-CRI warm white light and light fixtures including the same
JP2008277689A (ja) * 2007-05-07 2008-11-13 C I Kasei Co Ltd 発光装置および発光装置の作製方法
JP2009033088A (ja) * 2007-06-29 2009-02-12 Sharp Corp 半導体発光装置、その製造方法およびそれを用いたled照明装置
JP5171288B2 (ja) * 2008-01-28 2013-03-27 シャープ株式会社 固体撮像装置、固体撮像装置の実装方法、固体撮像装置の製造方法、および電子情報機器
WO2010074184A1 (ja) * 2008-12-26 2010-07-01 古河電気工業株式会社 光半導体装置用リードフレーム、その製造方法および光半導体装置
US8138509B2 (en) * 2009-02-27 2012-03-20 Visera Technologies Company, Limited Light emitting device having luminescent layer with opening to exposed bond pad on light emitting die for wire bonding pad to substrate
JP5286122B2 (ja) * 2009-03-23 2013-09-11 スタンレー電気株式会社 半導体発光装置および半導体発光装置の製造方法
JP2011071407A (ja) * 2009-09-28 2011-04-07 Sharp Corp 発光素子および照明装置
JP2011097038A (ja) * 2009-10-02 2011-05-12 Ibiden Co Ltd セラミック配線基板およびその製造方法
JP5375552B2 (ja) * 2009-11-24 2013-12-25 東芝ライテック株式会社 発光装置及びこれを備えた照明器具
CN103325778B (zh) * 2009-10-21 2016-08-10 东芝照明技术株式会社 发光装置以及照明器具
EP2315284A3 (en) * 2009-10-21 2013-03-27 Toshiba Lighting & Technology Corporation Light-Emitting apparatus and luminaire
US8558246B2 (en) * 2009-12-09 2013-10-15 Samsung Electronics Co., Ltd. Light emitting diode, method for fabricating phosphor layer, and lighting apparatus
JP5846408B2 (ja) * 2010-05-26 2016-01-20 東芝ライテック株式会社 発光装置および照明装置
JP4887529B1 (ja) * 2011-04-12 2012-02-29 国立大学法人九州工業大学 Ledパッケージの製造方法
US8704262B2 (en) * 2011-08-11 2014-04-22 Goldeneye, Inc. Solid state light sources with common luminescent and heat dissipating surfaces

Also Published As

Publication number Publication date
CN103715190A (zh) 2014-04-09
EP2713411A3 (en) 2016-03-16
KR101901890B1 (ko) 2018-09-28
EP2713411A2 (en) 2014-04-02
KR20140042187A (ko) 2014-04-07
US20140091345A1 (en) 2014-04-03
JP6426332B2 (ja) 2018-11-21
EP2713411B1 (en) 2018-10-31
US9093281B2 (en) 2015-07-28
JP2014072520A (ja) 2014-04-21

Similar Documents

Publication Publication Date Title
CN100565948C (zh) 发光装置
TWI487148B (zh) 發光裝置封裝件
US9310062B2 (en) Light-emitting device and method of manufacturing the same
TW200820462A (en) Light emitting chip package and manufacturing thereof
JP2008300694A (ja) 発光装置、発光装置を構成する樹脂成形体及びそれらの製造方法
TW201203631A (en) Light emitting device and method of manufacturing the light emitting device
JP2010526425A (ja) 半導体発光装置、並びに、これを用いた光源装置及び照明システム
TW201031031A (en) Semiconductor light emitting device
CN101958389A (zh) 一种硅基板集成有功能电路的led表面贴装结构及其封装方法
TW201349599A (zh) 發光單元及其發光模組
CN102479910A (zh) Led模块
CN102130268A (zh) 固态发光元件及光源模组
CN201904369U (zh) 一种基于硅基板的led表面贴片式封装结构
US8664674B2 (en) Light emitting diode device preventing short circuiting between adjacent light emitting diode chips
JP2009094351A (ja) 発光装置およびその製造方法
CN101807657A (zh) 发光器件封装和包括其的照明系统
CN102130269B (zh) 固态发光元件及光源模组
JP4617761B2 (ja) 発光装置の製造方法
CN201904368U (zh) 一种硅基板集成有功能电路的led表面贴装结构
CN101507005B (zh) 电致发光的荧光体转换光源及其制造方法
CN103715190B (zh) 发光器件
EP2720266B1 (en) Luminescence device
TW201340406A (zh) 發光二極體封裝結構及其製造方法
CN204481043U (zh) Led cob封装结构
JP5817390B2 (ja) 発光装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20210816

Address after: 168 Changsheng North Road, Taicang City, Suzhou City, Jiangsu Province

Patentee after: Suzhou Leyu Semiconductor Co.,Ltd.

Address before: Seoul, South Kerean

Patentee before: LG INNOTEK Co.,Ltd.

TR01 Transfer of patent right