US8138509B2 - Light emitting device having luminescent layer with opening to exposed bond pad on light emitting die for wire bonding pad to substrate - Google Patents

Light emitting device having luminescent layer with opening to exposed bond pad on light emitting die for wire bonding pad to substrate Download PDF

Info

Publication number
US8138509B2
US8138509B2 US12/395,086 US39508609A US8138509B2 US 8138509 B2 US8138509 B2 US 8138509B2 US 39508609 A US39508609 A US 39508609A US 8138509 B2 US8138509 B2 US 8138509B2
Authority
US
United States
Prior art keywords
light emitting
emitting device
emitting diode
material layer
luminescent material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US12/395,086
Other versions
US20100219433A1 (en
Inventor
Tzy-Ying Lin
Chun-Chiang Yen
Wu-Cheng Kuo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
VisEra Technologies Co Ltd
SemiLEDs Optoelectronics Co Ltd
Original Assignee
VisEra Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by VisEra Technologies Co Ltd filed Critical VisEra Technologies Co Ltd
Priority to US12/395,086 priority Critical patent/US8138509B2/en
Assigned to VISERA TECHNOLOGIES COMPANY LIMITED reassignment VISERA TECHNOLOGIES COMPANY LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KUO, WU-CHENG, LIN, TZY-YING, YEN, CHUN-CHIANG
Priority to TW098114355A priority patent/TWI479702B/en
Priority to CN200910138851A priority patent/CN101819966A/en
Publication of US20100219433A1 publication Critical patent/US20100219433A1/en
Application granted granted Critical
Publication of US8138509B2 publication Critical patent/US8138509B2/en
Assigned to VISERA TECHNOLOGIES COMPANY LIMITED, SemiLEDs Optoelectronics Co., Ltd. reassignment VISERA TECHNOLOGIES COMPANY LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: VISERA TECHNOLOGIES COMPANY LIMITED
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/50—Wavelength conversion elements
    • H01L33/508—Wavelength conversion elements having a non-uniform spatial arrangement or non-uniform concentration, e.g. patterned wavelength conversion layer, wavelength conversion layer with a concentration gradient of the wavelength conversion material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01055—Cesium [Cs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01058—Cerium [Ce]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01064—Gadolinium [Gd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED

Definitions

  • the invention relates to phosphor-converting white light emitting devices, and more particularly to a light emitting device uniformly and conformally covered by a luminescent material layer.
  • Phosphor-converting white light-emitting diodes adapt a separated phosphor coating layer from a blue LED chip to produce light emitting devices which emit white light, i.e., light emitting devices in which a blue LED is disposed in a reflective cup and is surrounded by material including phosphors. A portion of the blue light emitted by the LED is absorbed by the phosphors, which in response emit red and green light. The combination of the unabsorbed blue light emitted by the LED and the red and the green light emitted by the phosphors can appear white to the human eye.
  • FIG. 1 is a schematic view of a conventional phosphor-converting white light-emitting diode.
  • a phosphor-converting white LED 10 includes a blue light emitting diode chip 30 oriented in a flip chip arrangement on a substrate 20 .
  • the light emitting diode chip 30 is electrically connected to the substrate 20 through ball grid bonds 35 .
  • a phosphor layer 40 is formed overlying the package of the light emitting diode chip 30 on the substrate 20 .
  • the package is attached to a reflector cup 15 by an adhesive 18 .
  • Conventional methods adapt applying a phosphor particle containing resin on the blue LED. The phosphor particle is then uniformly deposited onto the interface of the blue LED.
  • Uniform deposition of the phosphor particle is very difficult to be implemented.
  • non-uniform deposited phosphor surrounding LEDs frequently emit white light in a central cone surrounded by annular rings of yellow and blue light, rather than a uniform white spatial profile.
  • FIG. 2A is a schematic cross section of a conventional light emitting diode after stenciling with a phosphor layer.
  • a light emitting device includes a first semiconductor layer 68 of a first conductivity type and a second semiconductor layer 64 of a second conductivity type.
  • the semiconductor layers 68 and 64 are electrically coupled to an active region 66 .
  • the active region 66 is, for example, a p-n junction associated with the interface of layers 68 and 64 .
  • An optional transparent cap 70 is disposed on the semiconductor layer 68 .
  • the contacts 56 and 62 are electrically coupled to the semiconductor layers 68 and 64 , respectively.
  • the interconnects 59 and 57 electrically couple the contacts 56 and 62 to the substrate contacts 55 and 53 , respectively.
  • the light emitting device is attached onto a substrate 51 in a flip chip arrangement.
  • a transparent layer 75 is formed overlying the light emitting device and a phosphor layer 80 is stenciled on the transparent layer 75 .
  • the invention is directed to light emitting devices conformally covered by a luminescent material layer.
  • Wire-bond packaging technology has been adapted to reduce production cost and improve reliability.
  • An embodiment of the invention provides a light emitting device, comprising: a semiconductor light emitting die attached to a substrate; at least one bond pad on the semiconductor light emitting die; a luminescent material layer conformally covering the semiconductor light emitting die, wherein the luminescent material layer has at least one opening corresponding to and exposing the at least one bond pad; and at least one wirebond electrically connecting the at least one bond pad and a contact pad on the substrate.
  • An embodiment of the invention further provides another light emitting device, comprising: an array of semiconductor light emitting dies attached to a substrate; at least one bond pad on each semiconductor light emitting die in the array; a luminescent material layer conformally covering the array of semiconductor light emitting dies, wherein the luminescent material layer has at least one opening corresponding to and exposing the at least one bond pad; and at least one wirebond electrically connecting the at least one bond pad and a contact pad on the substrate.
  • FIG. 1 is a schematic view of a conventional phosphor-converting white light-emitting diode
  • FIG. 2A is a schematic cross section of a conventional light emitting diode before stenciling with a phosphor layer
  • FIG. 2B shows a bulge and a trail formed during a conventional stenciling process when the flip chipped LED is misaligned or tilted;
  • FIGS. 3A-3B are perspective views showing an embodiment of an LED die of the invention.
  • FIG. 4 is a cross section schematically showing the light emitting diode die which is a horizontally arranged LED die having both a cathode and an anode on the top surface of an active region of the semiconductor base;
  • FIG. 5 is a cross section schematically showing the light emitting diode die which is a vertically arranged LED die having cathodes on the top surface of an active region of the semiconductor base and an anode on the bottom of the active region;
  • FIG. 6 is a plan view schematically illustrating an embodiment of an array of LED dies attached to a substrate
  • FIG. 3A is a perspective view showing an embodiment of an LED die of the invention.
  • the LED die 120 may comprise a blue light LED die.
  • an LED die 120 includes a semiconductor base 125 with an active region therein.
  • An electrode pattern 123 is formed on the top surface of the semiconductor base 125 .
  • the electrode pattern 123 can be redistributed and connected to bond pads 122 .
  • a phosphor layer or luminescent material layer 140 conformally covers the LED die 120 with openings exposing the bond pads 122 , as shown in FIG. 3B .
  • the luminescent material layer 140 comprises phosphor particles that convert light of a wavelength emitted by the light emitting die to at least another wavelength.
  • the light emitting die emits blue light
  • the luminescent material layer includes phosphors that convert a portion of the blue light to yellow light combinable with a remaining portion of the blue light to produce white light.
  • At least one wirebond (not shown) electrically connects the bond pads 122 to the contact pad on the substrate.
  • the LED die 120 can have both an anode and cathode on the top surface of the semiconductor base.
  • the LED die can have can have an anode on the back of the semiconductor base and at least one cathode on the top surface of the semiconductor base. Contrarily a cathode on the back and an anode on the top surface is also ok.
  • FIG. 4 is a cross section schematically showing the light emitting diode die which is a horizontally arranged LED die 120 a having both a cathode 126 a and an anode 123 a on the top surface of an active region of the semiconductor base 125 (such as GaN).
  • An insulation base 121 such as sapphire is disposed on the bottom of the semiconductor base 125 .
  • the horizontally arranged LED optically includes a reflector underlying the insulation base.
  • a luminescent material layer 140 is uniformly and conformally disposed to cover the horizontally arranged LED die 120 a with openings exposing bond pads. Specifically, the top surface and side walls are covered by the luminescent material layer 140 .
  • Wirebonds 128 electrically connect the bond pads to contact pads on the substrate.
  • the semiconductor base 125 with active region can be composed of 111-Nitride based compounds such as Al x In y Ga 1-x N compounds, and the active region emits UV light or blue light at a wavelength of, for example, about 470 nm.
  • FIG. 5 is a cross section schematically showing the light emitting diode die which is a vertically arranged LED die 120 b having cathodes 126 b on the top surface of an active region of the semiconductor base 125 and an anode 123 b on the bottom of the active region.
  • a luminescent material layer 140 is uniformly and conformally disposed to cover the vertically arranged LED die 120 b with openings exposing bond pads. Wirebonds 128 electrically connect the bond pads to contact pads on the substrate.
  • FIGS. 7A-7D schematically show various embodiments of the phosphor layers covering the LED dies with a trench connecting to the opening.
  • the light emitting devices 320 a include a luminescent material layer 340 uniformly and conformally covering the LED die with openings 321 a corresponding to and exposing the bond pads 322 .
  • the light emitting devices 320 b includes a luminescent material layer 340 uniformly and conformally covering the LED die with openings 321 b horizontally extending and exposing the bond pads 322 .
  • FIG. 7A the light emitting devices 320 a include a luminescent material layer 340 uniformly and conformally covering the LED die with openings 321 b horizontally extending and exposing the bond pads 322 .
  • the light emitting devices 320 c includes a luminescent material layer 340 uniformly and conformally covering the LED die with openings 321 c vertically extending and exposing the bond pads 322 .
  • the light emitting devices 320 d includes a luminescent material layer 340 uniformly and conformally covering the LED die with enlarged openings 321 d exposing the bond pads 322 .
  • FIGS. 8-12 schematically illustrate the etch fabrication steps for forming a phosphor layer conformally covering the LED dies.
  • a blue LED die 530 is attached to a die pad 522 of a substrate 510 .
  • the blue LED die 530 includes at least one bond pad 535 on the top surface of the LED die 530 .
  • At least one contact pad 524 is disposed on the substrate 510 .
  • a photoresist layer 540 is formed covering the substrate 510 .
  • the curable luminescent composition is alternatively disposed in the exposed area with a squeegee drawn across the surface of the patterned photoresist layer.
  • the curable luminescent composition can be deposited in the exposed area by thin-film or thick-film fabrication techniques.
  • the luminescent material layer includes the phosphor powder mixed with a conventional curable silicone composition, e.g., a powder of (Y,Gd) 3 Al 5 O 12 :Ce (gadolinium and cerium doped yttrium aluminum garnet) particles, or other phosphor materials that may absorb light of wavelengths from about 430 nanometers (nm) to about 490 nm, and emit light in a broad band from about 510 nm to about 610 nm.
  • a conventional curable silicone composition e.g., a powder of (Y,Gd) 3 Al 5 O 12 :Ce (gadolinium and cerium doped yttrium aluminum garnet) particles, or other phosphor materials that may absorb light of wavelengths from about 430 nanometers (nm) to about 490 nm, and emit light in a broad band from about 510 nm to about 610 nm.
  • one or more wirebonds 560 are formed which electrically couple electrodes or contact pads 535 on the surface of the LED die to contacts on the substrate 510 .
  • light emitting device uniformly and conformally covered by a luminescent material layer of the invention are fabricated by a wafer-level scale and lithographically coated with phosphor layers for reliability and lower cost.

Abstract

Light emitting devices conformally covered by a luminescent material layer are presented. A light emitting device includes a semiconductor light emitting die attached to a substrate. At least one bond pad is disposed on the semiconductor light emitting die. A luminescent material layer conformally covers the semiconductor light emitting die, wherein the luminescent material layer has at least one opening corresponding to and exposing the at least one bond pad. At least one wirebond is electrically connected to the at least one bond pad and a contact pad on the substrate.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to phosphor-converting white light emitting devices, and more particularly to a light emitting device uniformly and conformally covered by a luminescent material layer.
2. Description of the Related Art
Phosphor-converting white light-emitting diodes (LEDs) adapt a separated phosphor coating layer from a blue LED chip to produce light emitting devices which emit white light, i.e., light emitting devices in which a blue LED is disposed in a reflective cup and is surrounded by material including phosphors. A portion of the blue light emitted by the LED is absorbed by the phosphors, which in response emit red and green light. The combination of the unabsorbed blue light emitted by the LED and the red and the green light emitted by the phosphors can appear white to the human eye.
FIG. 1 is a schematic view of a conventional phosphor-converting white light-emitting diode. Referring to FIG. 1, a phosphor-converting white LED 10 includes a blue light emitting diode chip 30 oriented in a flip chip arrangement on a substrate 20. The light emitting diode chip 30 is electrically connected to the substrate 20 through ball grid bonds 35. A phosphor layer 40 is formed overlying the package of the light emitting diode chip 30 on the substrate 20. The package is attached to a reflector cup 15 by an adhesive 18. Conventional methods adapt applying a phosphor particle containing resin on the blue LED. The phosphor particle is then uniformly deposited onto the interface of the blue LED. Uniform deposition of the phosphor particle, however, is very difficult to be implemented. Thus, non-uniform deposited phosphor surrounding LEDs frequently emit white light in a central cone surrounded by annular rings of yellow and blue light, rather than a uniform white spatial profile.
U.S. Pat. No. 6,650,044, the entirety of which is hereby incorporated herein by reference, discloses a light emitting device with a stenciled phosphor layer on an LED chip which is oriented in a flip chip arrangement. FIG. 2A is a schematic cross section of a conventional light emitting diode after stenciling with a phosphor layer. In FIG. 2A, a light emitting device includes a first semiconductor layer 68 of a first conductivity type and a second semiconductor layer 64 of a second conductivity type. The semiconductor layers 68 and 64 are electrically coupled to an active region 66. The active region 66 is, for example, a p-n junction associated with the interface of layers 68 and 64. An optional transparent cap 70 is disposed on the semiconductor layer 68. The contacts 56 and 62 are electrically coupled to the semiconductor layers 68 and 64, respectively. The interconnects 59 and 57 electrically couple the contacts 56 and 62 to the substrate contacts 55 and 53, respectively. The light emitting device is attached onto a substrate 51 in a flip chip arrangement. A transparent layer 75 is formed overlying the light emitting device and a phosphor layer 80 is stenciled on the transparent layer 75.
Conventional flip chip packages, however, are typically costly and less reliable than conventional wire-bond packages. Particularly, when a flip chip LED 60 is misaligned or tilted, a bulge 85 and a trail 86 may be formed during the stenciling process or as the stencil is removed, as shown in FIG. 2B. Therefore, additional care must be taken to avoid generation of bulges or trails that would lead to an uneven attachment of the flip chip LED on a substrate. Uneven stenciled phosphor layers can results in non-uniform color correlated temperature (CCT) and deteriorate reliability.
Accordingly, a light emitting device, with uniform deposited phosphor layers and without results of bonded connection problems is desired.
BRIEF SUMMARY OF THE INVENTION
The invention is directed to light emitting devices conformally covered by a luminescent material layer. Wire-bond packaging technology has been adapted to reduce production cost and improve reliability.
An embodiment of the invention provides a light emitting device, comprising: a semiconductor light emitting die attached to a substrate; at least one bond pad on the semiconductor light emitting die; a luminescent material layer conformally covering the semiconductor light emitting die, wherein the luminescent material layer has at least one opening corresponding to and exposing the at least one bond pad; and at least one wirebond electrically connecting the at least one bond pad and a contact pad on the substrate.
An embodiment of the invention further provides another light emitting device, comprising: an array of semiconductor light emitting dies attached to a substrate; at least one bond pad on each semiconductor light emitting die in the array; a luminescent material layer conformally covering the array of semiconductor light emitting dies, wherein the luminescent material layer has at least one opening corresponding to and exposing the at least one bond pad; and at least one wirebond electrically connecting the at least one bond pad and a contact pad on the substrate.
BRIEF DESCRIPTION OF DRAWINGS
The invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:
FIG. 1 is a schematic view of a conventional phosphor-converting white light-emitting diode;
FIG. 2A is a schematic cross section of a conventional light emitting diode before stenciling with a phosphor layer;
FIG. 2B shows a bulge and a trail formed during a conventional stenciling process when the flip chipped LED is misaligned or tilted;
FIGS. 3A-3B are perspective views showing an embodiment of an LED die of the invention;
FIG. 4 is a cross section schematically showing the light emitting diode die which is a horizontally arranged LED die having both a cathode and an anode on the top surface of an active region of the semiconductor base;
FIG. 5 is a cross section schematically showing the light emitting diode die which is a vertically arranged LED die having cathodes on the top surface of an active region of the semiconductor base and an anode on the bottom of the active region;
FIG. 6 is a plan view schematically illustrating an embodiment of an array of LED dies attached to a substrate;
FIGS. 7A-7D schematically show various embodiments of the phosphor layers covering the LED dies with a trench connecting to the opening; and
FIGS. 8, 9A, 9B, 10A, 10B, 11, and 12 schematically illustrate the etch fabrication steps for forming a phosphor layer conformally covering the LED dies.
 DETAILED DESCRIPTION OF THE INVENTION
The following description is of the best-contemplated mode of carrying out the invention. This description is made for the purpose of illustrating the general principles of the invention and should not be taken in a limiting sense. The scope of the invention is best determined by reference to the appended claims.
FIG. 3A is a perspective view showing an embodiment of an LED die of the invention. The LED die 120 may comprise a blue light LED die. In FIG. 3A, an LED die 120 includes a semiconductor base 125 with an active region therein. An electrode pattern 123 is formed on the top surface of the semiconductor base 125. The electrode pattern 123 can be redistributed and connected to bond pads 122. A phosphor layer or luminescent material layer 140 conformally covers the LED die 120 with openings exposing the bond pads 122, as shown in FIG. 3B. The luminescent material layer 140 comprises phosphor particles that convert light of a wavelength emitted by the light emitting die to at least another wavelength. More specifically, the light emitting die emits blue light, wherein the luminescent material layer includes phosphors that convert a portion of the blue light to yellow light combinable with a remaining portion of the blue light to produce white light. At least one wirebond (not shown) electrically connects the bond pads 122 to the contact pad on the substrate.
The LED die 120 can have both an anode and cathode on the top surface of the semiconductor base. Alternatively or optionally, the LED die can have can have an anode on the back of the semiconductor base and at least one cathode on the top surface of the semiconductor base. Contrarily a cathode on the back and an anode on the top surface is also ok.
FIG. 4 is a cross section schematically showing the light emitting diode die which is a horizontally arranged LED die 120 a having both a cathode 126 a and an anode 123 a on the top surface of an active region of the semiconductor base 125 (such as GaN). An insulation base 121 such as sapphire is disposed on the bottom of the semiconductor base 125. According to another embodiment of the invention, the horizontally arranged LED optically includes a reflector underlying the insulation base. A luminescent material layer 140 is uniformly and conformally disposed to cover the horizontally arranged LED die 120 a with openings exposing bond pads. Specifically, the top surface and side walls are covered by the luminescent material layer 140. Wirebonds 128 electrically connect the bond pads to contact pads on the substrate. The semiconductor base 125 with active region can be composed of 111-Nitride based compounds such as AlxInyGa1-xN compounds, and the active region emits UV light or blue light at a wavelength of, for example, about 470 nm.
FIG. 5 is a cross section schematically showing the light emitting diode die which is a vertically arranged LED die 120 b having cathodes 126 b on the top surface of an active region of the semiconductor base 125 and an anode 123 b on the bottom of the active region. A luminescent material layer 140 is uniformly and conformally disposed to cover the vertically arranged LED die 120 b with openings exposing bond pads. Wirebonds 128 electrically connect the bond pads to contact pads on the substrate.
FIG. 6 is a plan view schematically illustrating an embodiment of an array of LED dies attached to a substrate. In FIG. 6, an array of LED dies 220 a-220 d is arranged on the substrate. A luminescent material layer 240 uniformly and conformally covers the array of LED dies 220 a-220 d with openings 221 exposing the bond pads 222. Wirebonds 228 electrically connect the bond pads to contact pads on the substrate. The orientations of the LED dies 220 a-220 d can be different for different bonding wire connections. Note that for clarity, 4 LED dies 220 a-220 d are depicted in FIG. 6. More or fewer than 4 LED dies may also be disposed on the substrate. Furthermore, the array of LED dies can be packaged on a wafer-level substrate.
FIGS. 7A-7D schematically show various embodiments of the phosphor layers covering the LED dies with a trench connecting to the opening. In FIG. 7A, the light emitting devices 320 a include a luminescent material layer 340 uniformly and conformally covering the LED die with openings 321 a corresponding to and exposing the bond pads 322. In FIG. 7B, the light emitting devices 320 b includes a luminescent material layer 340 uniformly and conformally covering the LED die with openings 321 b horizontally extending and exposing the bond pads 322. In FIG. 7C, the light emitting devices 320 c includes a luminescent material layer 340 uniformly and conformally covering the LED die with openings 321 c vertically extending and exposing the bond pads 322. In FIG. 7D, the light emitting devices 320 d includes a luminescent material layer 340 uniformly and conformally covering the LED die with enlarged openings 321 d exposing the bond pads 322.
FIGS. 8-12 schematically illustrate the etch fabrication steps for forming a phosphor layer conformally covering the LED dies. Referring to FIG. 8, a blue LED die 530 is attached to a die pad 522 of a substrate 510. The blue LED die 530 includes at least one bond pad 535 on the top surface of the LED die 530. At least one contact pad 524 is disposed on the substrate 510. A photoresist layer 540 is formed covering the substrate 510.
FIG. 9A is plan view of the LED die covered with a patterned photoresist layer. FIG. 9B is a cross section taken along cutting line 9B-9B. Referring to FIG. 9B, the photoresist layer 540 is lithographically patterned with an area 545 exposing the top surface and side walls of the LED die 530. Note that the bond pad 535 is covered with the photoresist layer.
FIG. 10A is plan view illustrating the exposed area filled with a luminescent material layer uniformly and conformally covering the LED die. FIG. 10B is a cross section taken along cutting line 10B-10B. Referring to FIG. 10B, a curable luminescent composition 550, such as the phosphor containing composition is dispensed in the exposed area 545. For example, a dispenser head 600 is positioned above the substrate, dispensing a luminescent composition on the exposed area 545 to form a phosphor layer uniformly and conformally covering the top surface and sidewalls of the LED die 530. The dispensing process can be performed by a conventional high precision dispensing machine. The luminescent composition is then cured into a phosphor layer for example, by application of heat or ultraviolet radiation. The curing process can involve, for example, cross-linking of polymeric material in the phosphor layers.
In another embodiment of the invention, the curable luminescent composition is alternatively disposed in the exposed area with a squeegee drawn across the surface of the patterned photoresist layer. In further another embodiment of the invention, the curable luminescent composition can be deposited in the exposed area by thin-film or thick-film fabrication techniques.
It should be understood that the luminescent material layer includes the phosphor powder mixed with a conventional curable silicone composition, e.g., a powder of (Y,Gd)3Al5O12:Ce (gadolinium and cerium doped yttrium aluminum garnet) particles, or other phosphor materials that may absorb light of wavelengths from about 430 nanometers (nm) to about 490 nm, and emit light in a broad band from about 510 nm to about 610 nm.
The patterned photoresist layer is then removed from the substrate, leaving phosphor layers, disposed over and around the LED die, as shown in FIG. 11. The patterned photoresist can be removed from the substrate using conventional etching or stripping methods. The profiles of the luminescent material layer can be adjusted according optical performance requirements. For example, a thickness X of the luminescent material layer on the top of the light emitting die equals to a thickness Y of the luminescent material layer on the sidewall of the light emitting die. Alternatively, a thickness X on the top of the light emitting die can be different from a thickness Y on the sidewall of the light emitting die. Dimensions of the luminescent material layer denoted X and Y both range from about 50 μm to about 250 μm.
Referring to FIG. 12, one or more wirebonds 560 are formed which electrically couple electrodes or contact pads 535 on the surface of the LED die to contacts on the substrate 510.
Accordingly, light emitting device uniformly and conformally covered by a luminescent material layer of the invention are fabricated by a wafer-level scale and lithographically coated with phosphor layers for reliability and lower cost.
While the invention has been described by way of example and in terms of the preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.

Claims (11)

What is claimed is:
1. A light emitting device, comprising:
an array of light emitting diode dies attached to a substrate, wherein the orientations of each of the light emitting diode dies are different;
at least one bond pad on each of the light emitting diode dies in the array;
a luminescent material layer conformally covering the array of light emitting diode dies, wherein the luminescent material layer has at least one opening corresponding to and exposing the at least one bond pad; and
at least one wirebond electrically connecting the at least one bond pad and a contact pad on the substrate.
2. The light emitting device as claimed in claim 1, wherein the light emitting diode die comprises a blue light emitting diode die.
3. The light emitting device as claimed in claim 1, wherein the light emitting diode die is a vertically arranged LED having a cathode on the top surface of an active region and an anode on the bottom of the active region.
4. The light emitting device as claimed in claim 1, wherein the light emitting diode die is a horizontally arranged LED having both a cathode and an anode on the top surface of an active region and an insulation base on the bottom of the active region.
5. The light emitting device as claimed in claim 4, further comprising a reflector underlying the insulation base.
6. The light emitting device as claimed in claim 1, wherein the luminescent material layer comprises phosphor particles that convert light of a wavelength emitted by the light emitting diode die to at least another wavelength.
7. The light emitting device as claimed in claim 6, wherein the phosphors comprise yttrium aluminum garnet doped with gadolinium and cerium.
8. The light emitting device as claimed in claim 1, wherein the light emitting diode die emits blue light, and wherein the luminescent material layer includes phosphors that convert a portion of the blue light to light combinable with a remaining portion of the blue light to produce white light.
9. The light emitting device as claimed in claim 1, further comprising an optical element encapsulating the light emitting device.
10. The light emitting device as claimed in claim 1, wherein the light emitting diode die comprises an electrode pattern on the top surface of the light emitting diode die.
11. The light emitting device as claimed in claim 1, wherein the luminescent material layer comprises a trench region connecting to the at least one opening.
US12/395,086 2009-02-27 2009-02-27 Light emitting device having luminescent layer with opening to exposed bond pad on light emitting die for wire bonding pad to substrate Expired - Fee Related US8138509B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US12/395,086 US8138509B2 (en) 2009-02-27 2009-02-27 Light emitting device having luminescent layer with opening to exposed bond pad on light emitting die for wire bonding pad to substrate
TW098114355A TWI479702B (en) 2009-02-27 2009-04-30 Light emitting devices
CN200910138851A CN101819966A (en) 2009-02-27 2009-05-11 Light emitting devices

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/395,086 US8138509B2 (en) 2009-02-27 2009-02-27 Light emitting device having luminescent layer with opening to exposed bond pad on light emitting die for wire bonding pad to substrate

Publications (2)

Publication Number Publication Date
US20100219433A1 US20100219433A1 (en) 2010-09-02
US8138509B2 true US8138509B2 (en) 2012-03-20

Family

ID=42654991

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/395,086 Expired - Fee Related US8138509B2 (en) 2009-02-27 2009-02-27 Light emitting device having luminescent layer with opening to exposed bond pad on light emitting die for wire bonding pad to substrate

Country Status (3)

Country Link
US (1) US8138509B2 (en)
CN (1) CN101819966A (en)
TW (1) TWI479702B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9093281B2 (en) * 2012-09-28 2015-07-28 Lg Innotek Co., Ltd. Luminescence device
US11038091B2 (en) 2019-03-22 2021-06-15 Samsung Electronics Co., Ltd. Light-emitting device packages

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110284866A1 (en) * 2005-01-11 2011-11-24 Tran Chuong A Light-emitting diode (led) structure having a wavelength-converting layer and method of producing
US20100264435A1 (en) * 2009-04-21 2010-10-21 Bily Wang White light-emitting diode package structure for simplifying package process and method for making the same
TWI456798B (en) * 2010-04-23 2014-10-11 Formosa Epitaxy Inc Method of manufacturing light emitting device
EP2503605B1 (en) * 2010-09-15 2016-07-20 Lightizer Korea Co., Ltd Light-emitting diode and method for producing same
JP5864367B2 (en) * 2011-06-16 2016-02-17 日東電工株式会社 Fluorescent adhesive sheet, light-emitting diode element with phosphor layer, light-emitting diode device, and manufacturing method thereof
CN103187488B (en) * 2011-12-28 2016-09-21 苏州新纳晶光电有限公司 A kind of White-light LED chip manufacture method and products thereof
KR101998765B1 (en) * 2013-03-25 2019-07-10 엘지이노텍 주식회사 Light emittng device package
TWI747690B (en) * 2020-12-28 2021-11-21 友達光電股份有限公司 Display device and manufacturing method thereof

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020185965A1 (en) * 2001-06-11 2002-12-12 Lumileds Lighting, U.S., Llc Phosphor-converted light emitting device
US20040169181A1 (en) 2002-06-26 2004-09-02 Yoo Myung Cheol Thin film light emitting diode
US20060138435A1 (en) * 2003-05-01 2006-06-29 Cree, Inc. Multiple component solid state white light
WO2007023412A2 (en) * 2005-08-24 2007-03-01 Philips Intellectual Property & Standards Gmbh Electroluminescent device with a light conversion element
US20080224162A1 (en) * 2007-03-14 2008-09-18 Samsung Electro-Mechanics Co., Ltd. Light emitting diode package
CN201133610Y (en) 2007-12-29 2008-10-15 诸建平 LED illuminating device
US20090057701A1 (en) * 2007-08-29 2009-03-05 Everlight Electronics Co., Ltd. Phosphor coating method for fabricating light emmitting semiconductor device and applications thereof
US7851331B2 (en) * 2006-11-27 2010-12-14 Taiwan Semiconductor Manufacturing Co., Ltd. Bonding structures and methods of forming bonding structures

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050224812A1 (en) * 2004-03-31 2005-10-13 Yu-Chuan Liu Light-emitting device and manufacturing process of the light-emitting device
US7964888B2 (en) * 2007-04-18 2011-06-21 Cree, Inc. Semiconductor light emitting device packages and methods
US7687812B2 (en) * 2007-06-15 2010-03-30 Tpo Displays Corp. Light-emitting diode arrays and methods of manufacture

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020185965A1 (en) * 2001-06-11 2002-12-12 Lumileds Lighting, U.S., Llc Phosphor-converted light emitting device
US20040169181A1 (en) 2002-06-26 2004-09-02 Yoo Myung Cheol Thin film light emitting diode
US20060138435A1 (en) * 2003-05-01 2006-06-29 Cree, Inc. Multiple component solid state white light
WO2007023412A2 (en) * 2005-08-24 2007-03-01 Philips Intellectual Property & Standards Gmbh Electroluminescent device with a light conversion element
US7851331B2 (en) * 2006-11-27 2010-12-14 Taiwan Semiconductor Manufacturing Co., Ltd. Bonding structures and methods of forming bonding structures
US20080224162A1 (en) * 2007-03-14 2008-09-18 Samsung Electro-Mechanics Co., Ltd. Light emitting diode package
US20090057701A1 (en) * 2007-08-29 2009-03-05 Everlight Electronics Co., Ltd. Phosphor coating method for fabricating light emmitting semiconductor device and applications thereof
CN201133610Y (en) 2007-12-29 2008-10-15 诸建平 LED illuminating device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9093281B2 (en) * 2012-09-28 2015-07-28 Lg Innotek Co., Ltd. Luminescence device
US11038091B2 (en) 2019-03-22 2021-06-15 Samsung Electronics Co., Ltd. Light-emitting device packages

Also Published As

Publication number Publication date
US20100219433A1 (en) 2010-09-02
TW201032357A (en) 2010-09-01
TWI479702B (en) 2015-04-01
CN101819966A (en) 2010-09-01

Similar Documents

Publication Publication Date Title
US8138509B2 (en) Light emitting device having luminescent layer with opening to exposed bond pad on light emitting die for wire bonding pad to substrate
US9012950B2 (en) Light emitting device package
JP3820408B2 (en) Method of manufacturing wavelength conversion type light emitting diode package using phosphor
US8679872B2 (en) Light emitting device package and manufacturing method thereof
KR101476771B1 (en) Semiconductor device structure and method of manufacutruing the same
US20130249387A1 (en) Light-emitting diodes, packages, and methods of making
KR20150107086A (en) Semiconductor device structure and method of manufacutruing the same
JP2007095807A (en) Manufacturing method of light emitting device
JP2002241586A (en) Wavelength conversion paste material, composite light- emitting element, semiconductor light-emitting device, and method for producing the same
KR101291092B1 (en) Method of manufacutruing semiconductor device structure
KR20120024104A (en) Light emitting element
KR101893996B1 (en) Light Emitting Device Package
KR20120028492A (en) Light-emitting diode package and method of manufacturing the same
KR101460742B1 (en) Method of manufacutruing semiconductor device structure
KR101300463B1 (en) Method of manufacutruing semiconductor device structure
KR101465708B1 (en) Method of manufacturing a semiconductor device structure
KR101928314B1 (en) Semiconductor light emitting device chip and semiconductor light emitting device by using the same
KR101543724B1 (en) Semiconductor light emitting device and method of manufacturing the same
KR101440770B1 (en) Light emitting device package
KR20130012704A (en) White light-emitting diode and method of manufacturing the same
KR101946243B1 (en) Method of manufacturing semiconductor light emitting device
KR101877237B1 (en) Semiconductor light emitting device and method of manufacturing the same
KR101494440B1 (en) Method of manufacutruing semiconductor device structure and semiconductor device structure using the method
TW200913315A (en) Wafer level phosphor coating method and devices fabricated utilizing method
KR101831207B1 (en) Semiconductor light emitting device and method of manufacturing the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: VISERA TECHNOLOGIES COMPANY LIMITED, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, TZY-YING;YEN, CHUN-CHIANG;KUO, WU-CHENG;REEL/FRAME:022326/0561

Effective date: 20090219

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: VISERA TECHNOLOGIES COMPANY LIMITED, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VISERA TECHNOLOGIES COMPANY LIMITED;REEL/FRAME:031555/0925

Effective date: 20131024

Owner name: SEMILEDS OPTOELECTRONICS CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VISERA TECHNOLOGIES COMPANY LIMITED;REEL/FRAME:031555/0925

Effective date: 20131024

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20200320