CN103444084A - 具有高分辨率相位对准的dtc系统 - Google Patents
具有高分辨率相位对准的dtc系统 Download PDFInfo
- Publication number
- CN103444084A CN103444084A CN2012800164674A CN201280016467A CN103444084A CN 103444084 A CN103444084 A CN 103444084A CN 2012800164674 A CN2012800164674 A CN 2012800164674A CN 201280016467 A CN201280016467 A CN 201280016467A CN 103444084 A CN103444084 A CN 103444084A
- Authority
- CN
- China
- Prior art keywords
- dtc
- frequency
- coupled
- terminal
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
- H03M1/1009—Calibration
- H03M1/1033—Calibration over the full range of the converter, e.g. for correcting differential non-linearity
- H03M1/1038—Calibration over the full range of the converter, e.g. for correcting differential non-linearity by storing corrected or correction values in one or more digital look-up tables
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/82—Digital/analogue converters with intermediate conversion to time interval
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims (20)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102011089426.8A DE102011089426B4 (de) | 2011-12-21 | 2011-12-21 | DTC-System mit Hochauflösungsphasenabgleich |
DE102011089426.8 | 2011-12-21 | ||
PCT/EP2012/076389 WO2013092867A1 (en) | 2011-12-21 | 2012-12-20 | Dtc-systems with high resolution phase alignment |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103444084A true CN103444084A (zh) | 2013-12-11 |
CN103444084B CN103444084B (zh) | 2018-05-08 |
Family
ID=47435981
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201280016467.4A Active CN103444084B (zh) | 2011-12-21 | 2012-12-20 | 具有高分辨率相位对准的dtc系统 |
Country Status (3)
Country | Link |
---|---|
CN (1) | CN103444084B (zh) |
DE (1) | DE102011089426B4 (zh) |
WO (1) | WO2013092867A1 (zh) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104836761A (zh) * | 2013-12-23 | 2015-08-12 | 英特尔Ip公司 | 使用时间和幅度的直接数字频率生成 |
CN107024855A (zh) * | 2015-12-23 | 2017-08-08 | 英特尔Ip公司 | 基于双数字到时间转换器(dtc)的差分相关双采样dtc校准 |
CN107547087A (zh) * | 2016-06-29 | 2018-01-05 | 澜起科技(上海)有限公司 | 用于减少合成的时钟信号的失配的电路和方法 |
CN107561917A (zh) * | 2016-06-30 | 2018-01-09 | 英特尔Ip公司 | 数字时间转换器系统及方法 |
WO2018032495A1 (zh) * | 2016-08-19 | 2018-02-22 | 北京大学深圳研究生院 | 一种时间模式的模拟计算装置 |
CN107924158A (zh) * | 2015-09-22 | 2018-04-17 | 英特尔Ip公司 | 校准高分辨率数字到时间转换器中的动态误差 |
CN112054800A (zh) * | 2020-08-03 | 2020-12-08 | 博流智能科技(南京)有限公司 | 数字时间转换方法、数字时间转换器以及数字锁相环 |
CN116112005A (zh) * | 2022-12-30 | 2023-05-12 | 成都电科星拓科技有限公司 | 一种dtc延迟单元的延迟测量方法、设备及存储介质 |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9847676B2 (en) * | 2013-09-27 | 2017-12-19 | Intel IP Corporation | Power saving technique for digital to time converters |
US9054925B1 (en) * | 2013-12-04 | 2015-06-09 | Intel Corporation | Parallel digital-to-time converter architecture |
US9331722B2 (en) * | 2013-12-26 | 2016-05-03 | Intel IP Corporation | Feedback calibration of digital to time converter |
FR3100404B1 (fr) | 2019-09-03 | 2021-09-17 | Commissariat Energie Atomique | Circuit et procédé de modulation polaire de phase ou de fréquence |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070111679A1 (en) * | 2005-11-16 | 2007-05-17 | Thompson Bruce M | Method and apparatus for vector signal processing |
US20070110194A1 (en) * | 2005-10-19 | 2007-05-17 | Texas Instruments Incorporated | Method of defining semiconductor fabrication process utilizing transistor inverter delay period |
CN101032074A (zh) * | 2004-09-30 | 2007-09-05 | 摩托罗拉公司 | 为降低数字-时间转换器直接数字合成中的杂波而引入抖动的系统和方法 |
CN101136632A (zh) * | 2006-05-26 | 2008-03-05 | 瑞昱半导体股份有限公司 | 时间对数字转换器及其方法 |
CN101960721A (zh) * | 2008-03-03 | 2011-01-26 | 高通股份有限公司 | 高分辨率时间-数字转换器 |
US20110156783A1 (en) * | 2009-12-24 | 2011-06-30 | Nxp B.V. | Digital phase locked loop |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8045670B2 (en) * | 2007-06-22 | 2011-10-25 | Texas Instruments Incorporated | Interpolative all-digital phase locked loop |
JP4729054B2 (ja) * | 2008-01-28 | 2011-07-20 | 株式会社東芝 | 通信用半導体集積回路 |
US20100323643A1 (en) * | 2008-02-28 | 2010-12-23 | Nxp B.V. | Frequency synthesis |
US20100260242A1 (en) * | 2008-03-04 | 2010-10-14 | Katsuaki Abe | Time digital converter, digital pll frequency synthesizer, transceiver, and receiver |
US7859344B2 (en) * | 2008-04-29 | 2010-12-28 | Renesas Electronics Corporation | PLL circuit with improved phase difference detection |
US8344772B2 (en) * | 2009-12-18 | 2013-01-01 | Electronics And Telecommunications Research Institute | Time-to-digital converter and all digital phase-locked loop including the same |
-
2011
- 2011-12-21 DE DE102011089426.8A patent/DE102011089426B4/de active Active
-
2012
- 2012-12-20 CN CN201280016467.4A patent/CN103444084B/zh active Active
- 2012-12-20 WO PCT/EP2012/076389 patent/WO2013092867A1/en active Application Filing
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101032074A (zh) * | 2004-09-30 | 2007-09-05 | 摩托罗拉公司 | 为降低数字-时间转换器直接数字合成中的杂波而引入抖动的系统和方法 |
US20070110194A1 (en) * | 2005-10-19 | 2007-05-17 | Texas Instruments Incorporated | Method of defining semiconductor fabrication process utilizing transistor inverter delay period |
US20070111679A1 (en) * | 2005-11-16 | 2007-05-17 | Thompson Bruce M | Method and apparatus for vector signal processing |
CN101136632A (zh) * | 2006-05-26 | 2008-03-05 | 瑞昱半导体股份有限公司 | 时间对数字转换器及其方法 |
CN101960721A (zh) * | 2008-03-03 | 2011-01-26 | 高通股份有限公司 | 高分辨率时间-数字转换器 |
US20110156783A1 (en) * | 2009-12-24 | 2011-06-30 | Nxp B.V. | Digital phase locked loop |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10230520B2 (en) | 2013-12-23 | 2019-03-12 | Intel IP Corporation | Direct digital frequency generation using time and amplitude |
CN104836761A (zh) * | 2013-12-23 | 2015-08-12 | 英特尔Ip公司 | 使用时间和幅度的直接数字频率生成 |
CN104836761B (zh) * | 2013-12-23 | 2018-11-23 | 英特尔Ip公司 | 使用时间和幅度的直接数字频率生成 |
CN107924158A (zh) * | 2015-09-22 | 2018-04-17 | 英特尔Ip公司 | 校准高分辨率数字到时间转换器中的动态误差 |
CN107024855A (zh) * | 2015-12-23 | 2017-08-08 | 英特尔Ip公司 | 基于双数字到时间转换器(dtc)的差分相关双采样dtc校准 |
CN107024855B (zh) * | 2015-12-23 | 2019-12-31 | 英特尔Ip公司 | 用于校准数字到时间转换器(dtc)的系统和方法 |
CN107547087A (zh) * | 2016-06-29 | 2018-01-05 | 澜起科技(上海)有限公司 | 用于减少合成的时钟信号的失配的电路和方法 |
CN107561917A (zh) * | 2016-06-30 | 2018-01-09 | 英特尔Ip公司 | 数字时间转换器系统及方法 |
WO2018032495A1 (zh) * | 2016-08-19 | 2018-02-22 | 北京大学深圳研究生院 | 一种时间模式的模拟计算装置 |
CN112054800A (zh) * | 2020-08-03 | 2020-12-08 | 博流智能科技(南京)有限公司 | 数字时间转换方法、数字时间转换器以及数字锁相环 |
CN112054800B (zh) * | 2020-08-03 | 2023-08-08 | 博流智能科技(南京)有限公司 | 数字时间转换方法、数字时间转换器以及数字锁相环 |
CN116112005A (zh) * | 2022-12-30 | 2023-05-12 | 成都电科星拓科技有限公司 | 一种dtc延迟单元的延迟测量方法、设备及存储介质 |
CN116112005B (zh) * | 2022-12-30 | 2024-02-13 | 成都电科星拓科技有限公司 | 一种dtc延迟单元的延迟测量方法、设备及存储介质 |
Also Published As
Publication number | Publication date |
---|---|
DE102011089426A1 (de) | 2013-06-27 |
DE102011089426B4 (de) | 2015-01-15 |
WO2013092867A1 (en) | 2013-06-27 |
CN103444084B (zh) | 2018-05-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103444084A (zh) | 具有高分辨率相位对准的dtc系统 | |
US9077375B2 (en) | DTC system with high resolution phase alignment | |
US8090068B2 (en) | System and method of calibrating power-on gating window for a time-to-digital converter (TDC) of a digital phase locked loop (DPLL) | |
CN106656122B (zh) | 用于调节时钟信号中的占空比的装置和方法 | |
US10459407B1 (en) | DTC based carrier shift—online calibration | |
CN107402597B (zh) | 一种数据与时钟对齐的方法、装置、介质及磁共振设备 | |
CN108063618B (zh) | 一种vco自动校准电路和方法 | |
CN107797442B (zh) | 时间数字转换装置及数字锁相环 | |
CN105891754A (zh) | 一种用于多核磁共振的多源频谱谱仪控制系统 | |
CN109413671A (zh) | 一种测量配置方法、基站及终端 | |
US9634694B2 (en) | Transmitter with a reduced complexity digital up-converter | |
US10742223B2 (en) | Method and device for calibrating RC oscillator, storage medium and processor | |
CN105429628A (zh) | 具有校准功能的频率扩展装置、射频信号源及其控制方法 | |
CN207399177U (zh) | 电子设备 | |
US7535981B2 (en) | Clock generation circuit and method thereof | |
CN102577128A (zh) | 频率偏移校正 | |
US7337346B2 (en) | Method and apparatus for fine tuning a memory interface | |
US8731042B2 (en) | Generating pulse width modulated signals | |
CN202150850U (zh) | 利用gnss秒脉冲快速修正的频率合成装置 | |
CN115437437B (zh) | 一种芯片及其芯片参数失调上电自校准电路、方法 | |
US20070036254A1 (en) | Timing generator and methods thereof | |
CN114253346A (zh) | 时序信号发生器及其校准系统和方法 | |
CN100492961C (zh) | 用于外围设备配置的系统时钟的时钟频率的自动识别方法 | |
CN103873056A (zh) | 振荡器自动校准装置及其校准方法 | |
CN113498162A (zh) | 一种频偏校准系统及方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information |
Address after: Neubiberg, Germany Applicant after: Intel Mobile Communications GmbH Address before: Neubiberg, Germany Applicant before: Intel Mobile Communications GmbH |
|
COR | Change of bibliographic data | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20200715 Address after: California, USA Patentee after: Apple Inc. Address before: California, USA Patentee before: INTEL Corp. Effective date of registration: 20200715 Address after: California, USA Patentee after: INTEL Corp. Address before: Neubiberg, Germany Patentee before: Intel Mobile Communications GmbH |