CN103389438A - Welding detection system and welding detection method for circuit board with CPU - Google Patents

Welding detection system and welding detection method for circuit board with CPU Download PDF

Info

Publication number
CN103389438A
CN103389438A CN2013103272408A CN201310327240A CN103389438A CN 103389438 A CN103389438 A CN 103389438A CN 2013103272408 A CN2013103272408 A CN 2013103272408A CN 201310327240 A CN201310327240 A CN 201310327240A CN 103389438 A CN103389438 A CN 103389438A
Authority
CN
China
Prior art keywords
address
data
pin
chip
connector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2013103272408A
Other languages
Chinese (zh)
Other versions
CN103389438B (en
Inventor
韩己福
尚怡翔
周聪
王松
贾万云
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tianjin 712 Communication and Broadcasting Co Ltd
Original Assignee
Tianjin 712 Communication and Broadcasting Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tianjin 712 Communication and Broadcasting Co Ltd filed Critical Tianjin 712 Communication and Broadcasting Co Ltd
Priority to CN201310327240.8A priority Critical patent/CN103389438B/en
Publication of CN103389438A publication Critical patent/CN103389438A/en
Application granted granted Critical
Publication of CN103389438B publication Critical patent/CN103389438B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)

Abstract

The invention relates to a welding detection system and a welding detection method for a circuit board with a CPU (Central Processing Unit). The system comprises a PC (Personal Computer) equipped with debugging software, a circuit board for testing and a power supply, wherein the circuit board for testing is connected with the PC and a tested circuit board by an RS232 (Recommended Standard 232) and a JTAG (Joint Test Action Group) respectively. The method comprises the steps that when a test is started, a debugging program is downloaded into an RAM (Random Access Memory) or an ROM (Read Only Memory) of the CPU by the JTAG, and run by a sequence of address line detection, data line detection and address data line detection; detected data is judged; false welding of the tested circuit board or hanging in a chip, a short-circuited address line and a short-circuited data line are obtained by adopting different data processing methods respectively; in addition, whether the tested circuit board has the short-circuited address line, the short-circuited data line or the false welding is displayed at a serial terminal; and which one goes wrong particularly is provided. The system contributes to quickly detecting and positioning the circuit boards, improves the production efficiency, reduces the operation difficulty, is wide in application scope and has a promotion value.

Description

A kind of be used to welding detection system and method with cpu pcb
Technical field
The present invention relates to the circuit board detecting technology, particularly relate to a kind ofly be used to welding detection system and method with cpu pcb, specifically a kind of testing circuit plate that is used for has or not solder failure and chip that the system and method for no problem is arranged.
Background technology
Along with the progress of technology, electronic equipment now is to volume miniaturization and the development of function diversification target, and the volume miniaturization is that pin-pitch is more and more less because the BGA encapsulation technology is increasingly mature.Function diversification refers on circuit board that one or more processor is arranged, and one or more data storage device (such as NAND FLASH, SDRAM, DDR RAM) and some peripherals (such as network interface card, XR16L788 etc.) is arranged, as shown in Figure 2., take CPU as core, by data/address line, carry out data interaction between the said equipment.Because this class chip has more address wire and data line, have some pads on circuit board, in welding process, if one or multidigit generation rosin joint or short circuit are arranged, will cause the monoblock circuit board to use, because number of pins is many, and the encapsulation of chip mostly is the BGA encapsulation, pin is invisible, has increased the difficulty of investigation fault.Therefore, for this circuit board with CPU, how its Welding Problems is realized quick detection and localization, just become the problem that scientific and technical personnel are badly in need of researching and developing.
Summary of the invention
The objective of the invention is quick locating circuit board welding and chip problem, reduce operation easier in process of production, enhance productivity, and research and develop a kind of be used to welding detection system and method with cpu pcb.
The technical scheme that the present invention takes is: a kind of be used to the welding detection system with cpu pcb, it is characterized in that, comprise PC, test circuit board and power supply that debugging software is housed, test comprises TTL-RS 232 change-over circuits, reset circuit, jtag interface circuit and power-switching circuit with circuit board, wherein, reset circuit is connected with the jtag interface circuit, test is connected with PC and circuit-under-test plate with the jtag interface circuit by the TTL-RS232 change-over circuit respectively with circuit board, and power supply is connected with the circuit-under-test plate by power-switching circuit.
Of the present invention a kind of be used to the welding detection method with cpu pcb, it is characterized in that, at first cpu clock, debug serial port initialization, then the order according to address wire detection-phase, data line detection-phase, address date line detection-phase judges the data that detect, take different data processing methods, draw respectively address wire and the data line of the unsettled and short circuit of circuit-under-test plate rosin joint or chip internal.
The detecting step of address wire detection-phase of the present invention is:
Step 1. at first detect the unsettled address wire of circuit-under-test plate rosin joint or chip internal, in address zero, write non-zero;
Step 2. reading address 1 place's data;
Step 3. judge whether reading address 1 place's data equate with the non-zero of writing address zero, if equate, explanation has rosin joint or the unsettled address wire of chip internal, then carry out data and process and record result, data processing method is: be that 1 position is defined as rosin joint or the unsettled address wire of chip internal in all addresses, and send PC to show data processed result, get rid of and detected rosin joint or the unsettled address wire of chip internal in follow-up detecting step simultaneously;
Step 4. if the non-zero of judgement reading address 1 place's data and writing address zero is unequal, this address is moved to left one, judges then whether address overflows;
Step 5. if does not overflow address, reads this place's data, and whether these place's data that judgement is read equate with the non-zero of writing address zero; If equate, continue execution step three,, if unequal, continue execution step four, so circulation, until overflow address;
Step 6. if overflow the judgement address, continues to detect the address wire of circuit-under-test plate short circuit, and 1 writes non-zero in address;
Step 7. writing address is moved to left, move to left one at every turn, read this address date, and whether the address date that judgement is read equates with the non-zero of writing address 1;
Step 8. if the non-zero of the address date that reads and writing address 1 is unequal, judges then whether address overflows, and, if overflow address, returns to step 7 and carries out the next round cycle detection;
Step 9. if does not overflow address, and address continues to move to left one, then judge whether address overflows, and, if also do not overflow, in this address, writes non-zero, then returns to step 7, until overflow initial epicycle address;
Step 10. if the address date that judgement is read equates with the non-zero of writing address 1, explanation has the address wire of short circuit, then carrying out data processes, data processing method is: the address wire that the position that is respectively 1 in the address of start address and reading out data is defined as short circuit, and send PC to show data processed result, return to simultaneously step 8, continue to judge whether address overflows;
Step 11. if overflow initial epicycle address, illustrates and complete the cycle detection of address detected in the stage, and with completing detection information, send PC to show.
The detecting step of data line detection-phase of the present invention is:
Step 1. at address zero data writing 0;
Step 2. reading address zero place's data, and whether the data that judgement is read are not equal to 0, if be not equal to 0, explanation has rosin joint or the unsettled data line of chip internal, then carry out data and process and record result, data processing method is: be 1 position in all data that read, be defined as the unsettled data line of rosin joint or chip internal, and send PC to show data processed result, get rid of and detected rosin joint or the unsettled data line of chip internal in follow-up detecting step simultaneously;
Step 3. if the data that judgement is read equal 0, at nonzero address data writing 1;
Step 4. read the nonzero address data, and whether judgement equates with the data that write at nonzero address, if equate, explanation has the data line of short circuit, then carry out data and process, data processing method is: be that 1 position becomes 0 in the data that will write, will become 1 for 0 position, be respectively 1 position in the new data that will obtain again and the data that read and be defined as the data line of short circuit, and send PC to show data processed result;
Step 5. if the nonzero address data that judgement is read are unequal with the data that write at nonzero address, the nonzero address data that read move to left one, then whether the data after the judgement displacement overflow, if the data from overflow after displacement illustrates and completes the cycle detection of Data Detection in the stage, and with completing detection information, send PC to show, otherwise, continue to write these data at nonzero address, then return to step 4, with this cycle detection, until data from overflow.
The detecting step of address date line detection-phase of the present invention is:
Step 1. 1 data writing 0 in address;
Step 2. reading address 1 data, judge whether these data are not equal to 0, if be not equal to 0, the address date line of short circuit is described, then carrying out data processes, data processing method is: be respectively 1 position and be defined as the address date line of short circuit in the data that read and the address date that writes, and send PC to show data processed result;
Step 3. if judgement reading address 1 data equal 0, writing address moves to left one, and judge whether writing address overflows, if overflow, the cycle detection of completing in address date line detection-phase is described, and with completing detection information, send PC to show,, if do not have address to overflow,, at this address data writing 0, then return to step 2, with this cycle detection, until data from overflow.
The beneficial effect that the present invention produces is: adopt native system and method, whether testing circuit plate Welding Problems and chip have problem simply and effectively, accurately navigate to which root pin and go wrong, and facilitate the reparation of problem.After welding circuit board is completed, only need inspection input cpu clock whether normal, then use JTAG that program is downloaded and operation inner into CPU, detection is determined circuit board and is produced address wire and the data line of fault, shows failure cause on serial port terminal.The present invention helps fast detecting and positioning circuit plate problem, has improved production efficiency, has reduced the detection operation easier, and is applied widely, has promotional value.
Description of drawings
Fig. 1 is detection system catenation principle block diagram of the present invention;
Fig. 2 is that in Fig. 1, the circuit-under-test plate typically forms schematic diagram;
Fig. 3 is test circuit board TTL-RS232 change-over circuit and power-switching circuit schematic diagram;
Fig. 4 is test circuit sheet reset circuit and jtag interface circuit theory diagrams;
Fig. 5 detects the overall flow block diagram;
Fig. 6 is address wire overhaul flow chart in Fig. 5;
Fig. 7 is data line overhaul flow chart in Fig. 5;
Fig. 8 is address wire and data line overhaul flow chart in Fig. 5.
Embodiment
for a more clear understanding of the present invention, describe in detail below in conjunction with drawings and Examples: as shown in Figure 1, a kind ofly be used to the welding detection system with cpu pcb, comprise the PC that debugging software is housed, test circuit board and power supply, test comprises TTL-RS 232 change-over circuits with circuit board, reset circuit, jtag interface circuit and power-switching circuit, wherein, reset circuit is connected with the jtag interface circuit, test is connected with PC and circuit-under-test plate with the jtag interface circuit by the TTL-RS232 change-over circuit respectively with circuit board, power supply is connected with the circuit-under-test plate by power-switching circuit.
Test is the intermediate hub of native system test data line and address wire short circuit or rosin joint with circuit board.Realize the conversion of interface, the conversion of level and the function of the circuit-under-test plate that resets by test with circuit board.It mainly is comprised of jtag interface circuit, TTL-RS 232 change-over circuits, reset circuit and power circuit.Jtag interface is completed being connected of PC end and tested circuit board, and move high level on data-signal to, guarantee the communication reliability under long distance, TTL-RS 232 change-over circuits are realized the conversion of logic level to standard 232 level, and reset circuit is realized resetting of tested circuit board CPU restarted function.
As shown in Figure 2, Fig. 2 is a kind of common circuit diagram with CPU.Sort circuit is take CPU as master control, and periphery comprises random access memory ram, the readable FLASH that writes, and other is with the peripherals of data/address line, such as Ethernet etc.Guaranteeing that memory device (RAM, FLASH) is working properly, is the prerequisite that whole circuit board can be worked.
CPU generally carries the RAM of certain capacity or erasable ROM, this detection method operates on CPU, by such as the SP3232 chip, converting the RS232 signal to, content can show on PC, making in this way can simple and effective positioning welding problem, also can identify chip used whether complete handy, here complete refer to the chip internal pin without short circuit without open circuit, and readable writing.
Tested circuit board is connected to test with on circuit board, and test is connected with PC by RS232 with circuit board.When test starts, operation PC end debugging software, the debugged program of this method is downloaded in the RAM or ROM of CPU processor by JTAG, then operation, after detecting end, can show whether the circuit-under-test board chip have the situation of address wire or data line short circuit or rosin joint at serial port terminal, and provide specifically which root and go wrong.
as shown in Figure 3, the native system test is adopted SP3238EE chip N1 with TTL-RS 232 change-over circuits of circuit board, connector P1 and connector XP1, 2 pin of SP3238EE chip N1 and 4 pin, 5 pin with are connected pin and connect respectively capacitor C 2 and capacitor C 5, 19 pin of SP3238EE chip N1 are connected with an end of capacitor C 1 with being connected after pin connects, connect the power supply vdd terminal after connection, 3 pin of SP3238EE chip N1 with are connected pin and are connected with capacitor C and are connected afterwards ground connection with the other end of capacitor C 1 by capacitor C 3 respectively, 16 pin of SP3238EE chip N1 connect 2 pin of connector XP1, 17 pin of SP3238EE chip N1 connect 3 pin of connector XP1 by resistance R 1, 1 pin of SP3238EE chip N1 with are connected pin connect after ground connection, the 5 pin ground connection of XP1, 13 pin of SP3238EE chip N1 and 15 pin connect respectively 1 pin and 3 pin of connector XP1, the 2 pin ground connection of connector XP1, 14 pin of SP3238EE chip N1 connect the power supply vdd terminal.
the native system test is adopted MIC39100 chip N3 with the power-switching circuit of circuit board, 1 pin of MIC39100 chip N3 with connect+the 6v power supply after the positive pole of an end of capacitor C 9 and electrochemical capacitor C8 is connected, 3 pin of MIC39100 chip N3 and the positive pole of electrochemical capacitor C10, after connecting, one end of one end of capacitor C 11 and resistance R 6 connects the power supply vdd terminal, the other end of resistance R 6 is connected with the negative pole of light emitting diode, the positive pole of light emitting diode, the other end of capacitor C 11, the negative pole of electrochemical capacitor C10, 4 pin of MIC39100 chip N3 and 2 pin, ground connection after the negative pole of the other end of capacitor C 9 and electrochemical capacitor C8 connects.
As shown in Figure 4, the native system test is adopted MAX706ASESA chip N2 with the reset circuit of circuit board, 1 pin of MAX706ASESA chip N2 connects respectively the end of keyswitch S1 and an end of capacitor C 7,2 pin of MAX706ASESA chip N2 are connected with an end of capacitor C 6, and 3 pin of the other end of the other end of keyswitch S1, capacitor C 6, the other end of capacitor C 7 and MAX706ASESA chip N2 are distinguished ground connection with being connected after pin connects.
the native system test is adopted two connectors with the jtag interface circuit of circuit board, be respectively connector XP2 and connector XP3, 15 pin of connector XP2 and 7 pin that meet MAX706ASESA chip N2 after 15 pin of connector XP3 are connected, 13 pin of connector XP2 are connected with 13 pin of connector XP3, 11 pin of connector XP2 are connected with 11 pin of connector XP3, 9 pin of connector XP2 are connected with 9 pin of connector XP3, 1 pin of connector XP2 and 1 pin of connector XP3 connect respectively the power supply vdd terminal, 4 pin of connector XP2 and connector XP3, 6 pin, 8 pin, 10 pin, 12 pin, 14 pin, 16 pin, 18 pin, 20 pin connect respectively, difference ground connection after connecting.
PC is connected with USB-JTAG by RS232 with circuit board with test, and RS232 receives testing result and sends order.The hyper terminal of using windows to carry, the pattern of setting is baud rate 115200bps, eight bit data position, position of rest, no parity and a Flow Control.Testing software downloads into the CPU of circuit-under-test plate and also moves by USB-JTAG, and after detection was completed, result can show on hyper terminal.
As shown in Figure 5, the present invention is divided into three phases with continuous testing process in the welding detection method: address wire detection-phase, data line detection-phase and address date line detection-phase.At first cpu clock, debug serial port initialization.Be that initialization cpu clock, external unit read-write enable and the serial ports attribute.Then the order according to address wire detection-phase, data line detection-phase, address date line detection-phase judges the data that detect, take different data processing methods, draw respectively address wire and the data line of the unsettled and short circuit of circuit-under-test plate rosin joint or chip internal.After the detection of address wire detection-phase is complete, record the address wire of rosin joint, then enter the data line detection-phase, this stage does not use the address wire that has detected rosin joint or short circuit as the foundation that detects, after the detection of data line detection-phase is complete, record the data line of rosin joint, then carry out the detection in address date line stage, this stage does not use the address wire that detected rosin joint or short circuit and data line as the foundation that detects.
As shown in Figure 6, the detecting step of address wire detection-phase of the present invention is:
Step 1: at first detect the unsettled address wire of circuit-under-test plate rosin joint or chip internal, at the address zero place, write any non-zero.
Step 2: reading address 1 place's data; Address starts by 1, moves to left one at every turn, after latch address, then reads the data of this address.
Step 3: judge whether reading address 1 place's data equate with the non-zero of writing address zero, if equate, explanation has rosin joint or the unsettled address wire of chip internal, then carry out data and process and record result, data processing method is: be that 1 position is defined as rosin joint or the unsettled address wire of chip internal in all addresses, and send PC to show data processed result, get rid of and detected rosin joint or the unsettled address wire of chip internal in follow-up detecting step simultaneously, for detecting the address wire short circuit, prepare.
Step 4:, if the non-zero of judgement reading address 1 place's data and writing address zero is unequal, this address is moved to left one, judge then whether address overflows.
Step 5:, if does not overflow address, read this place's data, and whether these place's data that judgement is read equate with the non-zero of writing address zero; If equate, continue execution step three,, if unequal, continue execution step four, so circulation, until overflow address.
Step 6:, if overflow the judgement address, continue to detect the address wire of circuit-under-test plate short circuit, 1 writes non-zero in address.
Step 7: writing address is moved to left, move to left one at every turn, read this address date, and whether the address date that judgement is read equates with the non-zero of writing address 1;
Step 8:, if the non-zero of the address date that reads and writing address 1 is unequal, judge then whether address overflows,, if overflow address, return to step 7 and carry out the next round cycle detection.
Step 9: if does not overflow address, address continues to move to left one, then judges whether address overflows, and, if also do not overflow, in this address, writes non-zero, then returns to step 7, until overflow initial epicycle address.
Step 10: if the address date that judgement is read equates with the non-zero of writing address 1, explanation has the address wire of short circuit, then carrying out data processes, data processing method is: the address wire that the position that is respectively 1 in the address of start address and reading out data is defined as short circuit, and send PC to show data processed result, return to simultaneously step 8, continue to judge whether address overflows; Above start address refers to that the non-zero address of writing address 1 and address move to left after one, write the address of non-zero in this address.
Step 11:, if overflow initial epicycle address, illustrate and complete the cycle detection of address detected in the stage, and with completing detection information, send PC to show.
As shown in Figure 7, the detecting step of data line detection-phase of the present invention is:
Step 1: at address zero data writing 0.
Step 2: reading address zero place's data, and whether the data that judgement is read are not equal to 0, if be not equal to 0, explanation has rosin joint or the unsettled data line of chip internal, then carry out data and process and record result, data processing method is: be 1 position in all data that read, be defined as the unsettled data line of rosin joint or chip internal, and send PC to show data processed result, get rid of and detected rosin joint or the unsettled data line of chip internal in follow-up detecting step simultaneously.
Step 3: if the data that judgement is read equal 0, at nonzero address data writing 1; To nonzero address data writing 1, then data move to left one, write this nonzero address, until stop after data from overflow writing.After writing, follow sense data at every turn.
Step 4: read the nonzero address data, and whether judgement equates with the data that write at nonzero address, if equate, explanation has the data line of short circuit, then carry out data and process, data processing method is: be that 1 position becomes 0 in the data that will write, will become 1 for 0 position, be respectively 1 position in the new data that will obtain again and the data that read and be defined as the data line of short circuit, and send PC to show data processed result.
Step 5: if the nonzero address data that judgement is read are unequal with the data that write at nonzero address, the nonzero address data that will read move to left one, then whether the data after the judgement displacement overflow, if the data from overflow after displacement illustrates and completes the cycle detection of Data Detection in the stage, and with completing detection information, send PC to show, otherwise, continue to write these data at nonzero address, then return to step 4, with this cycle detection, until data from overflow.
As shown in Figure 8, the detecting step of address date line detection-phase of the present invention is:
Step 1: 1 data writing 0 in address.Address 1 place's data writing 0, the address of at every turn circulating moves to left one, and then data writing 0, until overflow address.
Step 2: reading address 1 data, judge whether these data are not equal to 0, if be not equal to 0, the address date line of short circuit is described, then carrying out data processes, data processing method is: be respectively 1 position and be defined as the address date line of short circuit in the data that read and the address date that writes, and send PC to show data processed result.
Step 3: if judgement reading address 1 data equal 0, writing address moves to left one, and judge whether writing address overflows, if overflow, the cycle detection of completing in address date line detection-phase is described, and with completing detection information, send PC to show,, if do not have address to overflow,, at this address data writing 0, then return to step 2, with this cycle detection, until data from overflow.
In order to keep simplifying of code, can put in internal memory limited in CPU, this trace routine is not used built-in function.
According to the above description, can realize the solution of the present invention in conjunction with art technology.

Claims (9)

1. welding detection system that is used for cpu pcb, it is characterized in that, comprise PC, test circuit board and power supply that debugging software is housed, test comprises TTL-RS 232 change-over circuits, reset circuit, jtag interface circuit and power-switching circuit with circuit board, wherein, reset circuit is connected with the jtag interface circuit, test is connected with PC and circuit-under-test plate with the jtag interface circuit by the TTL-RS232 change-over circuit respectively with circuit board, and power supply is connected with the circuit-under-test plate by power-switching circuit.
2. according to claim 1 a kind of be used to the welding detection system with cpu pcb, it is characterized in that, described TTL-RS 232 change-over circuits adopt SP3238EE chip N1, connector P1 and connector XP1, 2 pin of SP3238EE chip N1 and 4 pin, 5 pin with are connected pin and connect respectively capacitor C 2 and capacitor C 5, 19 pin of SP3238EE chip N1 are connected with an end of capacitor C 1 with being connected after pin connects, connect the power supply vdd terminal after connection, 3 pin of SP3238EE chip N1 with are connected pin and are connected with capacitor C and are connected afterwards ground connection with the other end of capacitor C 1 by capacitor C 3 respectively, 16 pin of SP3238EE chip N1 connect 2 pin of connector XP1, 17 pin of SP3238EE chip N1 connect 3 pin of connector XP1 by resistance R 1, 1 pin of SP3238EE chip N1 with are connected pin connect after ground connection, the 5 pin ground connection of XP1, 13 pin of SP3238EE chip N1 and 15 pin connect respectively 1 pin and 3 pin of connector XP1, the 2 pin ground connection of connector XP1, 14 pin of SP3238EE chip N1 connect the power supply vdd terminal.
3. according to claim 1 a kind of be used to the welding detection system with cpu pcb, it is characterized in that, described reset circuit adopts MAX706ASESA chip N2,1 pin of MAX706ASESA chip N2 connects respectively the end of keyswitch S1 and an end of capacitor C 7,2 pin of MAX706ASESA chip N2 are connected with an end of capacitor C 6, and 3 pin of the other end of the other end of keyswitch S1, capacitor C 6, the other end of capacitor C 7 and MAX706ASESA chip N2 are distinguished ground connection with being connected after pin connects.
4. according to claim 1 or claimed in claim 3 a kind of be used to the welding detection system with cpu pcb, it is characterized in that, described jtag interface circuit adopts two connectors, be respectively connector XP2 and connector XP3, 15 pin of connector XP2 and 7 pin that meet reset circuit MAX706ASESA chip N2 after 15 pin of connector XP3 are connected, 13 pin of connector XP2 are connected with 13 pin of connector XP3, 11 pin of connector XP2 are connected with 11 pin of connector XP3, 9 pin of connector XP2 are connected with 9 pin of connector XP3, 1 pin of connector XP2 and 1 pin of connector XP3 connect respectively the power supply vdd terminal, 4 pin of connector XP2 and connector XP3, 6 pin, 8 pin, 10 pin, 12 pin, 14 pin, 16 pin, 18 pin, 20 pin connect respectively, difference ground connection after connecting.
5. according to claim 1 a kind of be used to the welding detection system with cpu pcb, it is characterized in that, described power-switching circuit adopts MIC39100 chip N3, 1 pin of MIC39100 chip N3 with connect+the 6v power supply after the positive pole of an end of capacitor C 9 and electrochemical capacitor C8 is connected, 3 pin of MIC39100 chip N3 and the positive pole of electrochemical capacitor C10, after connecting, one end of one end of capacitor C 11 and resistance R 6 connects the power supply vdd terminal, the other end of resistance R 6 is connected with the negative pole of light emitting diode, the positive pole of light emitting diode, the other end of capacitor C 11, the negative pole of electrochemical capacitor C10, 4 pin of MIC39100 chip N3 and 2 pin, ground connection after the negative pole of the other end of capacitor C 9 and electrochemical capacitor C8 connects.
6. welding detection method that is used for cpu pcb, it is characterized in that, at first cpu clock, debug serial port initialization, then the order according to address wire detection-phase, data line detection-phase, address date line detection-phase judges the data that detect, take different data processing methods, draw respectively address wire and the data line of the unsettled and short circuit of circuit-under-test plate rosin joint or chip internal.
7. according to claim 6 a kind ofly be used to the welding detection method with cpu pcb, it is characterized in that, the detecting step of described address wire detection-phase is:
Step 1. at first detect the unsettled address wire of circuit-under-test plate rosin joint or chip internal, in address zero, write non-zero;
Step 2. reading address 1 place's data;
Step 3. judge whether reading out data equates with the non-zero of writing address zero, if equate, explanation has rosin joint or the unsettled address wire of chip internal, then carry out data and process and record result, data processing method is: be that 1 position is defined as rosin joint or the unsettled address wire of chip internal in all addresses, and send PC to show data processed result, get rid of and detected rosin joint or the unsettled address wire of chip internal in follow-up detecting step simultaneously;
Step 4. if the non-zero of judgement reading out data and writing address zero is unequal, this address is moved to left one, judges then whether address overflows;
Step 5. if does not overflow address, reads this place's data, and whether these place's data that judgement is read equate with the non-zero of writing address zero; If equate, continue execution step three,, if unequal, continue execution step four, so circulation, until overflow address;
Step 6. if overflow the judgement address, continues to detect the address wire of circuit-under-test plate short circuit, and 1 writes non-zero in address;
Step 7. writing address is moved to left, move to left one at every turn, read this address date, and whether the address date that judgement is read equates with the non-zero of writing address 1;
Step 8. if the address date that reads and the non-zero of writing address are unequal, judge then whether address overflows, and, if overflow address, return to step 7 and carry out the next round cycle detection;
Step 9. if does not overflow address, and address continues to move to left one, then judge whether address overflows, and, if also do not overflow, in this address, writes non-zero, then returns to step 7, until overflow initial epicycle address;
Step 10. if the address date that judgement is read equates with the non-zero of writing address 1, explanation has the address wire of short circuit, then carrying out data processes, data processing method is: the address wire that the position that is respectively 1 in the address of start address and reading out data is defined as short circuit, and send PC to show data processed result, return to simultaneously step 8, continue to judge whether address overflows;
Step 11. if overflow initial epicycle address, illustrates and complete the cycle detection of address detected in the stage, and with completing detection information, send PC to show.
8. according to claim 6 a kind ofly be used to the welding detection method with cpu pcb, it is characterized in that, the detecting step of described data line detection-phase is:
Step 1. at address zero data writing 0;
Step 2. reading address zero place's data, and whether the data that judgement is read are not equal to 0, if be not equal to 0, explanation has rosin joint or the unsettled data line of chip internal, then carry out data and process and record result, data processing method is: be 1 position in all data that read, be defined as the unsettled data line of rosin joint or chip internal, and send PC to show data processed result, get rid of and detected rosin joint or the unsettled data line of chip internal in follow-up detecting step simultaneously;
Step 3. if the data that judgement is read equal 0, at nonzero address data writing 1;
Step 4. read the nonzero address data, and whether judgement equates with the data that write at nonzero address, if equate, explanation has the data line of short circuit, then carry out data and process, data processing method is: be that 1 position becomes 0 in the data that will write, will become 1 for 0 position, be respectively 1 position in the new data that will obtain again and the data that read and be defined as the data line of short circuit, and send PC to show data processed result;
Step 5. if the nonzero address data that judgement is read are unequal with the data that write at nonzero address, the nonzero address data that will read move to left one, then whether the data after the judgement displacement overflow, if the data from overflow after displacement illustrates and completes the cycle detection of Data Detection in the stage, and with completing detection information, send PC to show, otherwise, continue to write these data at nonzero address, then return to step 4, with this cycle detection, until data from overflow.
9. according to claim 6 a kind ofly be used to the welding detection method with cpu pcb, it is characterized in that, the detecting step of described address date line detection-phase is:
Step 1. 1 data writing 0 in address;
Step 2. reading address 1 data, judge whether these data are not equal to 0, if be not equal to 0, the address date line of short circuit is described, then carrying out data processes, data processing method is: be respectively 1 position and be defined as the address date line of short circuit in the data that read and the address date that writes, and send PC to show data processed result;
Step 3. if judgement reading address 1 data equal 0, writing address moves to left one, and judge whether writing address overflows, if overflow, the cycle detection of completing in address date line detection-phase is described, and with completing detection information, send PC to show,, if do not have address to overflow,, at this address data writing 0, then return to step 2, with this cycle detection, until data from overflow.
CN201310327240.8A 2013-07-30 2013-07-30 A kind of for the welding detection system with cpu pcb and method Active CN103389438B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310327240.8A CN103389438B (en) 2013-07-30 2013-07-30 A kind of for the welding detection system with cpu pcb and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310327240.8A CN103389438B (en) 2013-07-30 2013-07-30 A kind of for the welding detection system with cpu pcb and method

Publications (2)

Publication Number Publication Date
CN103389438A true CN103389438A (en) 2013-11-13
CN103389438B CN103389438B (en) 2015-11-25

Family

ID=49533770

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310327240.8A Active CN103389438B (en) 2013-07-30 2013-07-30 A kind of for the welding detection system with cpu pcb and method

Country Status (1)

Country Link
CN (1) CN103389438B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104698366A (en) * 2015-03-26 2015-06-10 中国人民解放军空军工程大学 Method for monitoring connection failure fault of BGA (Ball Grid Array) packaging solder joint
CN108490334A (en) * 2018-03-09 2018-09-04 北京凌宇智控科技有限公司 Chip pin welds detection method and detection device
CN108983077A (en) * 2018-05-30 2018-12-11 中国铁道科学研究院集团有限公司 A kind of circuit board testing system and test method based on JTAG link

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080157805A1 (en) * 2004-05-21 2008-07-03 Advantest Corporation Carrier module for adapting non-standard instrument cards to test systems
CN101853051A (en) * 2010-04-30 2010-10-06 株洲南车时代电气股份有限公司 Man-machine interaction unit device
CN102929755A (en) * 2012-09-27 2013-02-13 许继集团有限公司 Fault detection method of CPU (Central Processing Unit) module address and data bus
CN102981093A (en) * 2012-11-16 2013-03-20 许继集团有限公司 Test system for central processing unit (CPU) module
CN203414555U (en) * 2013-07-30 2014-01-29 天津七一二通信广播有限公司 Welding detection system for CPU circuit board

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080157805A1 (en) * 2004-05-21 2008-07-03 Advantest Corporation Carrier module for adapting non-standard instrument cards to test systems
CN101853051A (en) * 2010-04-30 2010-10-06 株洲南车时代电气股份有限公司 Man-machine interaction unit device
CN102929755A (en) * 2012-09-27 2013-02-13 许继集团有限公司 Fault detection method of CPU (Central Processing Unit) module address and data bus
CN102981093A (en) * 2012-11-16 2013-03-20 许继集团有限公司 Test system for central processing unit (CPU) module
CN203414555U (en) * 2013-07-30 2014-01-29 天津七一二通信广播有限公司 Welding detection system for CPU circuit board

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104698366A (en) * 2015-03-26 2015-06-10 中国人民解放军空军工程大学 Method for monitoring connection failure fault of BGA (Ball Grid Array) packaging solder joint
CN108490334A (en) * 2018-03-09 2018-09-04 北京凌宇智控科技有限公司 Chip pin welds detection method and detection device
CN108983077A (en) * 2018-05-30 2018-12-11 中国铁道科学研究院集团有限公司 A kind of circuit board testing system and test method based on JTAG link

Also Published As

Publication number Publication date
CN103389438B (en) 2015-11-25

Similar Documents

Publication Publication Date Title
CN102542110B (en) Emulation verification method applied to mobile storage SOC (system on chip) chip
CN102750243B (en) Easily-debugged embedded system of complex SD (secure digital) interface
CN104569794B (en) A kind of FPGA In-circiut testers and method of testing based on boundary-scan architecture
CN106547653B (en) Computer system fault state detection method, device and system
TWI620061B (en) Error detecting apparatus of server and error detecting method thereof
CN102929755B (en) Fault detection method of CPU (Central Processing Unit) module address and data bus
CN103389438B (en) A kind of for the welding detection system with cpu pcb and method
CN104572385A (en) System and method for detecting memory faults
CN102916741A (en) Optical module hardware online test method
CN107301042A (en) A kind of SoC application program bootstrap techniques with self-checking function
TW201710699A (en) Detecting apparatus for CPU slot connection of motherboard based on boundary scan and method thereof
CN206369789U (en) A kind of multifunctional digital wafer prober
WO2015196578A1 (en) Method and apparatus for pin multiplexing
CN101950265B (en) Method for CPU board card program downloading and hardware online detection and plug-in connector
CN103645435A (en) Software module testability design method of multi-signal model programming logic device
CN203414555U (en) Welding detection system for CPU circuit board
CN203250312U (en) Extensible common core processing daughter board with interferences
CN110570897B (en) Memory detection system, memory detection method and error mapping table establishing method
CN104183272A (en) Self-inspection and burning device and method of stamp hole packaging core board
CN104950240A (en) Working voltage segment testing system and testing method for smart card
CN207623777U (en) Weaving machinery line control board on-line checking device
CN208781208U (en) Pci bus test board
CN202854797U (en) Detection device for computer hardware
CN204117136U (en) Processor module pick-up unit and system
CN110907857A (en) FPGA-based connector automatic detection method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C56 Change in the name or address of the patentee
CP01 Change in the name or title of a patent holder

Address after: 300462 Binhai New Area, Tianjin economic and Technological Development Zone, North Street, No. 141

Patentee after: Tianjin 712 Communications Broadcasting Limited by Share Ltd

Address before: 300462 Binhai New Area, Tianjin economic and Technological Development Zone, North Street, No. 141

Patentee before: Tianjin 712 Communication Broadcast Co., Ltd.