CN103165806A - 垂直式发光二极管晶粒及其制作方法 - Google Patents

垂直式发光二极管晶粒及其制作方法 Download PDF

Info

Publication number
CN103165806A
CN103165806A CN2012102526830A CN201210252683A CN103165806A CN 103165806 A CN103165806 A CN 103165806A CN 2012102526830 A CN2012102526830 A CN 2012102526830A CN 201210252683 A CN201210252683 A CN 201210252683A CN 103165806 A CN103165806 A CN 103165806A
Authority
CN
China
Prior art keywords
metal
semiconductor layer
crystal grain
type semiconductor
copper
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2012102526830A
Other languages
English (en)
Inventor
朱俊宜
朱振甫
郑兆祯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
XUMING PHOTOELECTRICITY Inc
Original Assignee
XUMING PHOTOELECTRICITY Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by XUMING PHOTOELECTRICITY Inc filed Critical XUMING PHOTOELECTRICITY Inc
Publication of CN103165806A publication Critical patent/CN103165806A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/04Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
    • H01L33/06Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction within the light emitting region, e.g. quantum confinement structure or tunnel barrier
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/04Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0062Processes for devices with an active region comprising only III-V compounds
    • H01L33/0075Processes for devices with an active region comprising only III-V compounds comprising nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0093Wafer bonding; Removal of the growth substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/10Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a light reflecting structure, e.g. semiconductor Bragg reflector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/20Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/26Materials of the light emitting region
    • H01L33/30Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table
    • H01L33/32Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table containing nitrogen
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/36Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
    • H01L33/38Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/36Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
    • H01L33/40Materials therefor
    • H01L33/405Reflective materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/64Heat extraction or cooling elements
    • H01L33/647Heat extraction or cooling elements the elements conducting electric current to or from the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48464Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0016Processes relating to electrodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0095Post-treatment of devices, e.g. annealing, recrystallisation or short-circuit elimination

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Led Devices (AREA)
  • Led Device Packages (AREA)

Abstract

本发明关于一种用以产生均匀白光的发光二极管组件,以及该发光二极管组件在晶圆层次及个别晶粒层次的制作方法。该发光二极管组件包括:一金属层;一p型半导体,耦接至该金属层;一主动区,耦接至该p型半导体;一n型半导体,耦接至该主动区;以及一波长转换层,耦接至该n型半导体的至少一部份;其中,该波长转换层实质上为保形的。

Description

垂直式发光二极管晶粒及其制作方法
技术领域
本发明涉及光电组件的技术,尤其涉及一种垂直式发光二极管(VLED)晶粒及其制作方法。
背景技术
在以发光二极管(LED)为例的光电系统中,其可包含一或多个装设于基板上的发光二极管晶粒。发光二极管晶粒具有多种类型,其一为垂直式发光二极管(VLED)晶粒,包含以复合物半导体材料组成的多层半导体基板,例如氮化镓(GaN)。该半导体基板可包含具有p型掺杂物的p型局限层、具有n型掺杂物的n型局限层、以及一用以发光的多重量子井(MQW)层位于该等局限层之间。
本发明主要针对一种垂直式发光二极管晶粒及制作该垂直式发光二极管晶粒的方法。该垂直式发光二极管晶粒可用以构成具有极佳热及电特性的发光二极管。
发明内容
根据本发明的一方面,一实施例提供一种垂直式发光二极管(VLED)晶粒,其包含:一第一金属,具有一第一表面及一相对侧的第二表面;一第二金属,位于该第一金属的该第二表面之上;以及一位于该第一金属之上的磊晶堆栈。该第一金属及该第二金属形成一阶梯状结构,用以保护该磊晶堆栈。该磊晶堆栈包含一第一型半导体层,位于该第一金属的该第一表面之上;一用以发光的多重量子井(MQW)层,位于该第一型半导体层之上;及一第二型半导体层,位于该多重量子井(MQW)层之上。其中,该第一型半导体层可包含一p型半导体层,例如p型氮化镓(p-GaN),且该第二型半导体层可包含一n型半导体层,例如n型氮化镓(n-GaN)。
根据本发明的另一方面,另一实施例提供一种发光二极管结构的制作方法,其包含以下步骤:提供一承载基板;形成一磊晶堆栈于该承载基板上;形成复数个第一凹槽,其形成十字形的图案且贯穿该磊晶堆栈及该承载基板,以定义出该承载基板之上的复数个晶粒;形成一种子层于该磊晶堆栈之上及该等凹槽之内;形成一反射层于该种子层之上;形成一具有第一面积的第一金属于该种子层之上;形成一具有第二面积的第二金属于该第一金属之上,且该第二面积小于该第一面积;移除该承载基板;形成复数个第二凹槽,其贯穿该磊晶堆栈而至该种子层;以及将该等晶粒分开成复数个垂直式发光二极管(VLED)晶粒。
本发明采用上述技术方案,具有以下优点:
该垂直式发光二极管晶粒可用以构成具有极佳热及电特性的发光二极管。
附图说明
图1A为根据本发明实施例的垂直式发光二极管晶粒的结构剖面图;
图1B为根据本发明实施例的垂直式发光二极管晶粒的上视平面图;
图1C为根据本发明实施例的垂直式发光二极管晶粒的下视平面图;
图2为包含复数个垂直式发光二极管晶粒的发光二极管系统的剖面视图;
图3A至图3K为制作该垂直式发光二极管晶粒的方法的步骤示意图。
附图标记说明:10-垂直式发光二极管晶粒;12-第一金属;14-第二金属;16-p型半导体层;18-多重量子井层;20-n型半导体层;22-种子层;24-反射层;30/52-磊晶堆栈;34-发光二极管;36-基板;38-导线;40-保护层;42-n电极;44-p电极;46-腔体;48-背侧;50-承载基板;52A-多层磊晶结构;54-n型层;56-量子井层;58-p型层;60-晶粒;62/80-凹槽;66-反射层;72-种子层;74-第一金属层;76-第二金属层;78-硬式屏蔽。
具体实施方式
在各个实施例的说明中,当一元素被描述是在另一元素的“上方/上”或“下方/下”,指“直接地”或“间接地”在该另一元素之上或之下的情况,其可包含设置于其间的其它元素。“上方/上”或“下方/下”等的描述以图式为基准进行说明,但亦包含其它可能的方向转变。在所有的说明书及图示中,将采用相同的组件编号以指定相同或类似的组件。为了说明上的便利和明确,图式中各元素的厚度或尺寸,以夸张或省略或概略的方式表示,且各元素的尺寸并未完全为其实际的尺寸。
图1A至图1C为根据本发明实施例的垂直式发光二极管(VLED)晶粒10的结构示意图;其中,图1A为其剖面视图,图1B为其上视平面图,图1A为其下视平面图。如图1A至1C所示,该垂直式发光二极管晶粒10包含一第一金属12、一第二金属14、一p型半导体层16、一多重量子井(MQW)层18、及一n型半导体层20;其中,该p型半导体层16位于该第一金属12之上,该多重量子井层18位于该p型半导体层16之上,且该n型半导体层20位于该多重量子井层18之上。该垂直式发光二极管晶粒10亦包含一种子层22及一反射层24;其中,该种子层22位于该第一金属12之上,且该反射层24位于该种子层22之上。
该p型半导体层16的较佳材料可包含p型氮化镓(p-GaN);其它适用于该p型半导体层16的材料亦包含氮化铝镓(AlGaN)、氮化铟镓(InGaN)、或氮化铟镓铝(AlInGaN)。该n型半导体层20的较佳材料可包含n型氮化镓(n-GaN);其它适用于该n型半导体层20的材料亦包含氮化铝镓(AlGaN)、氮化铟镓(InGaN)、或氮化铟镓铝(AlInGaN)。该多重量子井层18可包含一半导体材料(例如,砷化镓(GaAs)),其夹置于两层的另一半导体材料(例如,具有较宽能带间隙的砷化铝(GaAl))之间。
该第一金属12包含互相对侧的第一表面26及第二表面28。该反射层24形成于该第一表面26之上,且该第二金属14形成于该第二表面28之上。如图1B所示,该第一金属12具有一大体上(generally)正方形(具有四个等边)的周边轮廓;或者是该第一金属12可具有任何合适的多边形周边轮廓(例如,矩形或三角形)或圆形轮廓。此外,该第一金属12的厚度及各侧边宽度分别为d1及W1。该第一金属12的代表性厚度(d1)范围为1μm至500μm;该第一金属12的代表性宽度(W1)范围为1μm至10000μm。倘若该第一金属12为圆形的轮廓,则上述的宽度(W1)可相当于该圆形的直径(D)。该第一金属12的代表性面积范围可为1μm2至10000μm2
该第一金属12可包含单金属层或至少二金属层的堆栈,并使用合适的沉积制程来制作。此外,该第一金属12可选用具有高导电性及高导热性的组成材料,其合适的材料包含铜(Cu)、镍(Ni)、银(Ag)、金(Au)、钴(Co)、铜-钴(Cu-Co)、镍-钴(Ni-Co)、铜-钼(Cu-Mo)、镍/铜(Ni/Cu)、镍/铜-钼(Ni/Cu-Mo)、或上述金属的合金。适用于制作该第一金属12的沉积制程包含电式沉积法(electro-deposition)、无电式沉积法(electroless-deposition)、化学气相沉积法(CVD)、电浆增强型化学气相沉积法(PECVD)、物理气相沉积法(PVD)、蒸镀法、及电浆喷涂法等。
如图1C所示,该第二金属14具有一大体上正方形(具有四个等边)的周边轮廓,中心对称地设置于该第一金属12之上。或者是,该第二金属14可具有任何合适的多边形周边轮廓(例如,矩形或三角形),并偏移地设置于该第一金属12之上。又或者是,该第一金属12及该第二金属14可互为同心圆的圆形周边轮廓。此外,该第二金属14的厚度及各侧边宽度分别为d2及W2。该第一金属12的代表性厚度(d2)范围为1μm至500μm;该第一金属12的代表性宽度(W1)范围为0.5μm至9999μm。该第二金属14的最大宽度(W2)及面积会随着该第一金属12的最大宽度(W1)及面积而变动,但小于该第一金属12的最大宽度(W1)及面积。换言之,该第一金属12的最大宽度(W1)及面积分别大于该第二金属14的最大宽度(W2)及面积。藉此,该第一金属12及该第二金属14可形成一阶梯状保护结构。该第一金属12的面积在申请专利范围(claim)中称为「第一面积」,而该第二金属14的面积在申请专利范围(claim)中称为「第二面积」。
该第二金属14可包含单金属层或至少二金属层的堆栈,并使用合适的沉积制程来制作。此外,该第二金属14可选用具有高导电性及高导热性的组成材料,其合适的材料包含铜(Cu)、镍(Ni)、银(Ag)、金(Au)、钴(Co)、铜-钴(Cu-Co)、镍-钴(Ni-Co)、铜-钼(Cu-Mo)、镍/铜(Ni/Cu)、镍/铜-钼(Ni/Cu-Mo)、或上述金属的合金。适用于制作该第二金属14的沉积制程包含电式沉积法(electro-deposition)、无电式沉积法(electroless-deposition)、化学气相沉积法(CVD)、电浆增强型化学气相沉积法(PECVD)、物理气相沉积法(PVD)、蒸镀法、及电浆喷涂法等。
该种子层22可包含一使用合适沉积制程(例如,电式沉积法或无电式沉积法)制作的金属覆盖层。该种子层22用以帮助该第一金属12及该第二金属14于上述沉积制程的制作,例如,电镀法或无电式镀层法;此将详述于后。此外,该种子层22可包含单金属层或金属堆栈,其合适的材料包含Ta/Cu、Ta/TaN/Cu、TaN/Cu、Ti/TaN/Cu、Ta/TiN/Cu、Ti/Cu、Ti/Tn/Cu、TiN/Cu、Cr/Au、Cr/Au/Ni/Au、Cr/Au/Ti/Ni/Au、Ti/Au、及Ti/Ni/Au。该反射层24亦可包含单金属层或金属堆栈,其合适的材料包含Ag/Ti/Au、Ag/TiN/Cu、Ag/Ta/Au、Ag/W/Au、Ag/TaN/Cu、Ag/Ni/Au、Al/Ta/Au、Al/TaN/Cu、Ni/Ag、Ni/Al、及Ni/Ag/Ni/Au。
该p型半导体层16、该多重量子井层18、及该n型半导体层20共同形成一磊晶堆栈30,其厚度为d且位于该种子层22之上。在该磊晶堆栈30中,该p型半导体层16及该n型半导体层20的功能为局限层,而该多重量子井层18的功能为发光层。
该磊晶堆栈30可使用合适的沉积制程而形成于该反射层24之上,例如,气相磊晶法(VPE)、分子束磊晶法(MBE)、或液相磊晶法(LPE)。该磊晶堆栈30的代表性厚度(d)范围可为1μm至50μm。此外,该磊晶堆栈30具有四个倾斜的侧墙32,该等侧墙32与该种子层22表面形成一角度A;其中,该种子层22的表面平行于该第一金属12的该第一表面26。该角度A大于90度,且其代表性角度(A)范围可为100度至145度。此外,该磊晶堆栈30的形状大体上为角锥形或金字塔形,并具有一平的顶端部(而非一般角锥物具有尖的顶端部)。此外,该反射层24的面积及最大宽度可分别小于该p型半导体层16的面积及最大宽度。
该磊晶堆栈30可具有该p型半导体层16所形成的四边基部(其宽度为W3)及该n型半导体层20所形成的四边顶端部(其宽度为W4)。该n型半导体层20的最大宽度W4小于该p型半导体层16的最大宽度W3。此外,该磊晶堆栈30的顶端部(即该n型半导体层20的顶端面)面积小于该磊晶堆栈30的基部(即该p型半导体层16的底面)面积。换言之,该磊晶堆栈30的截面积自基部至顶端部而渐减。除了角锥形的形状之外,该磊晶堆栈30亦可大体上为圆锥型的形状,其顶端部是平的,且其顶端部及基部皆为圆形。或者是,该磊晶堆栈30亦可形成长型角锥形的形状,其基部为长方形。
图2为包含复数个垂直式发光二极管晶粒的发光二极管系统的剖面视图。请参照图2,一发光二极管(LED)34包含一基板36、该垂直式发光二极管(VLED)晶粒10、及一保护层40;其中,该垂直式发光二极管晶粒10装设于该基板36之上,该保护层40为电性绝缘且透光的材质,并密封该垂直式发光二极管晶粒10。在图2中,该发光二极管34只有一个垂直式发光二极管晶粒10装设于该基板36上;但依据实际的应用,该发光二极管34可包含复数个垂直式发光二极管晶粒10装设于该基板36上,并设置成所需要的数组型式,以形成例如发光二极管(LED)显示器的光电组件。该基板36的材质可包含半导体材料,例如,硅、砷化镓(GaAs)、碳化硅(SiC)、氮化铝(AlN)、氧化铝(Al2O3)、或蓝宝石(sapphire)等。该基板36可包含一腔体46及一背侧48;其中,该腔体46用以装设该垂直式发光二极管晶粒10于其中。一导电的晶粒黏接层(未图示)可用以将该垂直式发光二极管晶粒10黏贴于该基板36。
如图2所示,一导线38将该n型半导体层20电性连接至该基板36上的n电极42。此外,该第一金属12及该第二金属14可将该p型半导体层16电性连接至该基板36上的p电极44。该第一金属12及该第二金属14亦可提供该垂直式发光二极管晶粒10至该基板36的散热路径。该第一金属12及该第二金属14构成的阶梯状结构可进一步增强上述散热路径的散热效果。此外,该第一金属12大于该第二金属14的结构具有保护的功能,可防止晶粒黏接材料(例如,银胶或焊锡)溢出而接触到该磊晶堆栈30。
请参照图3A至图3K,其为该垂直式发光二极管(VLED)晶粒10制作方法的步骤示意图。首先,如图3A所示,提供一承载基板50。该承载基板50可以是晶圆的形式,其材质可为例如蓝宝石、碳化硅(SiC)、硅、锗(Ge)、氧化锌(ZnO)、或砷化镓(GaAs)。在本实施例中,该承载基板50为蓝宝石基板。
如图3A所示,可使用合适的沉积制程而形成一多层磊晶结构52A于该承载基板50上,例如,气相磊晶法(VPE)、分子束磊晶法(MBE)、或液相磊晶法(LPE)。该多层磊晶结构52A可包含一n型层54、至少一量子井层56、及一p型层58。在本实施例中,该n型层54包含n型氮化镓(n-GaN)且该p型层58包含p型氮化镓(p-GaN)。除了氮化镓之外,该n型层54及该p型层58亦可包含其它各种的复合物半导体层材料,例如,氮化铝镓(AlGaN)、氮化铟镓(InGaN)、或氮化铟镓铝(AlInGaN)。该等量子井层56的材质可为合适的材料,例如,砷化镓(GaAs)层,其夹置于两层的另一材料(例如,具有较宽能带间隙的砷化铝(GaAl))之间。
接着如图3B所示,可使用合适的制程来形成贯穿该多层磊晶结构52A的凹槽62,该等凹槽62的底端可在该承载基板50上,或是延伸入该承载基板50一小段距离。该等凹槽62可形成十字形图案,类似传统半导体制程的晶粒之间的分隔道,使得复数个晶粒60可被界定出,并用以分开该磊晶堆栈52。上述的合适制程可包含藉由硬式屏蔽(hard mask)的干式蚀刻法。此外,雷射切割法、刀锯切割法、钻石切割法、湿式蚀刻法、及冲水法(water jetting)亦为其它合适的制程。在本凹槽制作步骤之后,该等晶粒60可以液体或溶剂清洗,藉以去除该蚀刻屏蔽或其它的保护涂层。该等凹槽62的宽度w范围约为0.1μm至300μm。
此外,如图3B所示,可使用合适的制程以于该p型层58之上形成一反射层66,其功能为反射器或反射镜以反射该垂直式发光二极管晶粒10的发光。举例而言,该反射层66可包含多层金属,例如,Ni/Ag/Ni/Au、Ag/Ni/Au、Ti/Ag/Ni/Au、Ag/Pt、Ag/Pd、或Ag/Cr,其可藉由沉积含有银(Ag)、金(Au)、铬(Cr)、铂(Pt)、铅(Pd)、或铝(Al)的合金而形成。该反射层(反射镜)66的厚度可小于约1.0μm。该反射层66的高温退火或合金化可用来改善其接触电阻及其对于该p型层58的黏着性。例如,上述的退火或合金化制程可在至少150℃的温度及惰性的环境(例如,含少量或完全无氧、氢、或氧氢皆无的气体环境)下进行。
接着如图3C所示,一种子层72可使用电镀法或无电式镀层法而形成于该反射层66上以及该等凹槽62的侧墙上。该种子层72可包含单一层或多层堆栈,例如,Ta/Cu、Ta/TaN/Cu、TaN/Cu、Ti/TaN/Cu、Ta/TiN/Cu、Ti/Cu、Ti/Tn/Cu、TiN/Cu、Ti/Cu、Ti/Tn/Cu、TiN/Cu、Cr/Au、Cr/Au/Ni/Au、Cr/Au/Ti/Ni/Au、Ti/Au、Ti/Ni/Au、Ni/Au、或Ni/Cu。该反射层66亦可形成一覆盖层,其亦可具有种子层的功能。在本实施例中,该反射层66可包含单一层或多层堆栈,例如,Ag/Ti/Au、Ag/TiN/Cu、Ag/Ta/Au、Ag/W/Au、Ag/TaN/Cu、Al/Ta/Au、Al/TaN/Cu、Ni/Ag、Ni/Al、或Ni/Ag/Ni/Au。
接着如图3D及图3E所示,一厚度d1的第一金属层74沉积于该种子层72上,且一厚度d2的第二金属层76沉积于该第一金属层74上。该第一金属层74将形成如图1A之该第一金属12,且该第二金属层76将形成如图1A的该第二金属14。该第一金属层74可使用合适的沉积制程来制作,例如,电式沉积法(electro-deposition)或无电式沉积法(electroless-deposition),以达到所需的厚度d1。该第一金属层74的代表性厚度(d1)范围为1μm至500μm。类似地,该第二金属层76可使用合适的沉积制程来制作,例如,电式沉积法或无电式沉积法,以达到所需的厚度d2。该第二金属层76的代表性厚度(d2)范围为1μm至500μm。该第一金属层74及该第二金属层76可包含单层的金属(例如,铜(Cu)、镍(Ni)、银(Ag)、金(Au)、或钴(Co))、金属合金(例如,铜-钴(Cu-Co)或铜-钼(Cu-Mo))、或金属层堆栈(例如,镍/铜(Ni/Cu)或镍/铜-钼(Ni/Cu-Mo))。其它适用于制作该第一金属层74及该第二金属层76的沉积制程包含化学气相沉积法(CVD)、电浆增强型化学气相沉积法(PECVD)、物理气相沉积法(PVD)、蒸镀法、及电浆喷涂法等。
接着如图3E所示,该第二金属层76可使用合适的制程加以图案化,例如,对原本沉积的层膜进行蚀刻(例如,减法制程)或藉由屏蔽的图案化沉积(例如,加法制程),以定义出该第二金属14的形状。该第二金属层76的图案化制程将使得该第二金属14的面积及宽度W2分别小于该第一金属12的面积及宽度W1。此外,一或多个额外的金属层(例如,Cr/Au、Ni或Ni/Au,未图示)可形成于该第二金属层76上以及该第一金属层74的外露面上,藉以防止氧化与腐蚀。
接着如图3F所示,该承载基板50可使用合适的制程而自该n型层54上移除,例如,脉冲式雷射照射法、蚀刻法、或化学机械平坦化制程(ChemicalMechanical planarization,CMP)。
接着如图3G所示,一硬式屏蔽78可形成于该承载基板50移除后的该n型层54表面上。该硬式屏蔽78可包含例如氧化硅(SiO2)或氮化硅(Si3N4)的沉积材料。该硬式屏蔽78亦可包含有机聚合物材料,例如,环氧化物(epoxy)、聚亚酰氨(polyimide)、热塑材料或溶胶-凝胶(sol-gel)材料。该硬式屏蔽78亦可采用光敏有机材料,例如,SU-8、NR-7、或AZ5214E。或者是,该硬式屏蔽78可包含无机材料,例如,氧化硅(SiO2)、氧化锌(ZnO)、氧化钽(Ta2O5)、氧化钛(TiO2)、氧化铪(HfO)、或氧化镁(MgO)。
接着如图3H所示,该硬式屏蔽78可用以蚀刻出复数个凹槽80,其贯穿该磊晶堆栈52而至该种子层72。所使用的蚀刻制程可包含干式蚀刻(ICP RIE)、湿式化学蚀刻、或光增强式化学蚀刻。此外,邻近该n型层54表面的该等凹槽80尺寸可大于邻近该p型层58表面的该等凹槽80尺寸。换言之,该等凹槽80的尺寸随着其深度的增加而减小。该等凹槽80的倾斜度加上90度将会等于如图1A所示的该垂直式发光二极管晶粒10的该磊晶堆栈的角度A。
接着如图3I所示,该硬式屏蔽78可使用合适的溶剂或使用合适的干式或湿式蚀刻制程而移除。
接着如图3J所示,可进行晶粒分割制程,以将该等晶粒60分割成个别的垂直式发光二极管(VLED)10。此分割制程可使用合适的制作方法,例如,雷射切割法、刀锯切割法、折断法(breaking)、空气刀法(air knifing)、或冲水法(waterjetting)。此外,一或多个抗氧化层(未图示)可使用合适的制作方法而铺涂于特定的表面(例如,边侧区),例如,使用冲水法溶液的镀膜法。
如图3K所示,各个垂直式发光二极管(VLED)10包含一第一金属12、一第二金属14、一p型半导体层16、一多重量子井(MQW)层18、及一n型半导体层20;其中,部分的该第一金属层74形成该第一金属12(如图3J所示);部分的该第二金属层76形成该第二金属14(如图3J所示);部分的该p型层58形成该p型半导体层16(如图3J所示);部分的该多重量子井层58形成该多重量子井(MQW)层18(如图3J所示);且部分的该n型层54形成该n型半导体层20(如图3J所示)。各个垂直式发光二极管(VLED)10亦包含一种子层22及一反射层24;其中,部分的该种子层72形成该种子层22(如图3J所示),且部分的该反射层66形成该反射层24(如图3J所示)。
以上所描述者即为本发明实施例的垂直式发光二极管(VLED)晶粒及其制作方法。
以上这些实施例仅是范例性的,并不对本发明的范围构成任何限制。本领域技术人员应该理解的是,在不偏离本发明的精神和范围下可以对本发明技术方案的细节和形式进行修改或替换,但这些修改和替换均落入本发明的保护范围内。

Claims (20)

1.一种垂直式发光二极管(VLED)晶粒,其包括:
一第一金属,具有一第一表面、一相对的第二表面、及一第一面积;
一第二金属,位于该第一金属的该第二表面之上,并具有一第二面积,其中,该第一金属的该第一面积大于该第二金属的该第二面积而形成一阶梯状结构;以及
一位于该第一金属之上的磊晶堆栈,包括:
一第一型半导体层,位于该第一金属的该第一表面之上;
一用以发光的多重量子井(MQW)层,位于该第一型半导体层之上;及
一第二型半导体层,位于该多重量子井(MQW)层之上。
2.如权利要求1所述的垂直式发光二极管晶粒,其特征在于,该第一型半导体层包含一p型半导体层,且该第二型半导体层包含一n型半导体层。
3.如权利要求1所述的垂直式发光二极管晶粒,进一步包含一位于该第一金属的该第一表面之上的反射层。
4.如权利要求1所述的垂直式发光二极管晶粒,其特征在于,该磊晶堆栈大体上为角锥形的形状,其中该第一型半导体层形成于其基部,且该第二型半导体层形成于其顶端部。
5.如权利要求1所述的垂直式发光二极管晶粒,其特征在于,该第一金属包含一选自由铜(Cu)、镍(Ni)、银(Ag)、金(Au)、钴(Co)、铜-钴(Cu-Co)、镍-钴(Ni-Co)、铜-钼(Cu-Mo)、镍/铜(Ni/Cu)、及镍/铜-钼(Ni/Cu-Mo)组成的金属群或其合金的材料。
6.如权利要求1所述的垂直式发光二极管晶粒,其特征在于,该第二金属包含一选自由铜(Cu)、镍(Ni)、银(Ag)、金(Au)、钴(Co)、铜-钴(Cu-Co)、镍-钴(Ni-Co)、铜-钼(Cu-Mo)、镍/铜(Ni/Cu)、及镍/铜-钼(Ni/Cu-Mo)组成的金属群或其合金的材料。
7.如权利要求1所述的垂直式发光二极管晶粒,其特征在于,该第一型半导体层包含一p型半导体层,其包含一选自由氮化镓(GaN)、氮化铝镓(AlGaN)、氮化铟镓(InGaN)、及氮化铟镓铝(AlInGaN)组成材料群的材料。
8.如权利要求1所述的垂直式发光二极管晶粒,其特征在于,该第二型半导体层包含一n型半导体层,其包含一选自由氮化镓(GaN)、氮化铝镓(AlGaN)、氮化铟镓(InGaN)、及氮化铟镓铝(AlInGaN)组成材料群的材料。
9.如权利要求1所述的垂直式发光二极管晶粒,其特征在于,该第一型半导体层包含p型氮化镓(p-GaN),且该第二型半导体层包含n型氮化镓(n-GaN)。
10.一种垂直式发光二极管(VLED)晶粒,其包括:
一第一金属,具有一第一表面、一相对的第二表面、及一第一面积;
一第二金属,位于该第一金属的该第二表面之上,并具有一第二面积,其中该第一金属的该第一面积大于该第二金属的该第二面积;以及
一位于该第一金属的该第一表面之上的磊晶堆栈,包括:
一p型半导体层,位于该第一金属的该第一表面之上;
一用以发光的多重量子井(MQW)层,位于该p型半导体层之上;及
一n型半导体层,位于该多重量子井(MQW)层之上;
其中,该第一金属及该第二金属形成一阶梯状保护结构,用以保护该磊晶堆栈;及
其中,该磊晶堆栈具有倾斜的侧墙,且该侧墙与该第一金属之间的角度大于90度。
11.如权利要求10所述的垂直式发光二极管晶粒,进一步包含一位于该第一金属的该第一表面之上的反射层。
12.如权利要求10所述的垂直式发光二极管晶粒,其特征在于,该磊晶堆栈大体上为角锥形的形状,其中该p型半导体层形成于其基部,且该n型半导体层形成于其顶端部。
13.如权利要求10所述的垂直式发光二极管晶粒,其特征在于,该第一金属及该第二金属包含一选自由铜(Cu)、镍(Ni)、银(Ag)、金(Au)、钴(Co)、铜-钴(Cu-Co)、镍-钴(Ni-Co)、铜-钼(Cu-Mo)、镍/铜(Ni/Cu)、及镍/铜-钼(Ni/Cu-Mo)组成的金属群或其合金的材料。
14.如权利要求10所述的垂直式发光二极管晶粒,其特征在于,该p型半导体层及该n型半导体层包含一选自由氮化镓(GaN)、氮化铝镓(AlGaN)、氮化铟镓(InGaN)、及氮化铟镓铝(AlInGaN)组成材料群的材料。
15.如权利要求10所述的垂直式发光二极管晶粒,其特征在于,该n型半导体层的面积及最大宽度小于该p型半导体层的面积及最大宽度。
16.一种垂直式发光二极管(VLED)晶粒的制作方法,包括以下步骤:
提供一承载基板;
形成一磊晶堆栈于该承载基板上;
形成复数个第一凹槽,其形成十字形的图案并贯穿该磊晶堆栈及该承载基板,以定义出该承载基板之上的复数个晶粒;
形成一种子层于该磊晶堆栈之上及该等凹槽之内;
形成一反射层于该种子层之上;
形成一具有第一面积的第一金属于该种子层之上;
形成一具有第二面积的第二金属于该第一金属之上,且该第二面积小于该第一面积;
移除该承载基板;
形成复数个第二凹槽,其贯穿该磊晶堆栈而至该种子层;以及
将该等晶粒分开成复数个垂直式发光二极管(VLED)晶粒。
17.如权利要求16所述的制作方法,其特征在于,该磊晶堆栈包括:
一p型半导体层,位于该第一金属的该第一表面之上;
一用以发光的多重量子井(MQW)层,位于该p型半导体层之上;及
一n型半导体层,位于该多重量子井(MQW)层之上。
18.如权利要求16所述的制作方法,其特征在于,该磊晶堆栈的侧墙与该第一金属之间的角度大于90度。
19.如权利要求16所述的制作方法,其特征在于,该第一金属及该第二金属包含一选自由铜(Cu)、镍(Ni)、银(Ag)、金(Au)、钴(Co)、铜-钴(Cu-Co)、镍-钴(Ni-Co)、铜-钼(Cu-Mo)、镍/铜(Ni/Cu)、及镍/铜-钼(Ni/Cu-Mo)组成的金属群或其合金的材料。
20.如权利要求16所述的制作方法,其特征在于,形成该等第二凹槽的步骤包含藉由屏蔽的蚀刻制程。
CN2012102526830A 2011-12-14 2012-07-20 垂直式发光二极管晶粒及其制作方法 Pending CN103165806A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/325376 2011-12-14
US13/325,376 US8686461B2 (en) 2011-01-03 2011-12-14 Light emitting diode (LED) die having stepped substrates and method of fabrication

Publications (1)

Publication Number Publication Date
CN103165806A true CN103165806A (zh) 2013-06-19

Family

ID=48588716

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2012102526830A Pending CN103165806A (zh) 2011-12-14 2012-07-20 垂直式发光二极管晶粒及其制作方法

Country Status (6)

Country Link
US (2) US8686461B2 (zh)
JP (1) JP2013125961A (zh)
KR (1) KR20130069351A (zh)
CN (1) CN103165806A (zh)
TW (1) TWI479685B (zh)
WO (1) WO2013086781A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104393140A (zh) * 2014-11-06 2015-03-04 中国科学院半导体研究所 一种高反射率的垂直结构发光二级管芯片及其制备方法
CN113016079A (zh) * 2019-10-18 2021-06-22 深圳市大疆创新科技有限公司 半导体芯片封装结构、封装方法及电子设备

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9214456B2 (en) 2009-08-13 2015-12-15 SemiLEDs Optoelectronics Co., Ltd. Light emitting diode (LED) system having lighting device and wireless control system
US8933467B2 (en) 2009-08-13 2015-01-13 SemiLEDs Optoelectronics Co., Ltd. Smart integrated semiconductor light emitting system including nitride based light emitting diodes (LED) and application specific integrated circuits (ASIC)
US8686461B2 (en) 2011-01-03 2014-04-01 SemiLEDs Optoelectronics Co., Ltd. Light emitting diode (LED) die having stepped substrates and method of fabrication
US8835945B2 (en) * 2013-01-11 2014-09-16 Lighting Science Group Corporation Serially-connected light emitting diodes, methods of forming same, and luminaires containing same
KR101887942B1 (ko) 2012-05-07 2018-08-14 삼성전자주식회사 발광소자
CN102903813B (zh) * 2012-09-29 2014-04-02 海迪科(南通)光电科技有限公司 集成图形阵列高压led器件的制备方法
US20140151630A1 (en) * 2012-12-04 2014-06-05 Feng-Hsu Fan Protection for the epitaxial structure of metal devices
JP2014154693A (ja) * 2013-02-08 2014-08-25 Toyoda Gosei Co Ltd Iii族窒化物半導体発光素子およびその製造方法
JP2015115538A (ja) * 2013-12-13 2015-06-22 株式会社東京精密 ウェーハ加工方法
US10217914B2 (en) 2015-05-27 2019-02-26 Samsung Electronics Co., Ltd. Semiconductor light emitting device
JP6591254B2 (ja) * 2015-10-16 2019-10-16 スタンレー電気株式会社 半導体発光装置、及び、半導体発光装置の製造方法
KR102474502B1 (ko) 2016-08-01 2022-12-08 주식회사 클랩 시트 조명 및 이의 제조방법
KR20180023881A (ko) 2016-08-26 2018-03-07 김영범 시트 조명 및 이의 제조방법
KR102464391B1 (ko) 2016-09-22 2022-11-08 주식회사 클랩 시트 조명 및 이의 제조방법
DE102018101393A1 (de) * 2018-01-23 2019-07-25 Osram Opto Semiconductors Gmbh Optoelektronischer halbleiterchip und verfahren zur herstellung eines optoelektronischen halbleiterchips
WO2020251078A1 (ko) * 2019-06-12 2020-12-17 서울바이오시스 주식회사 발광 적층체 및 이를 포함한 표시 장치

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1577904A (zh) * 2003-07-25 2005-02-09 夏普株式会社 氮化物基化合物半导体发光器件及其制造方法
US20110220933A1 (en) * 2010-03-09 2011-09-15 Kabushiki Kaisha Toshiba Semiconductor light emitting device and method of fabricating semiconductor light emitting device
US20110227121A1 (en) * 2010-03-19 2011-09-22 Yuko Kato Semiconductor light emmiting device

Family Cites Families (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6803243B2 (en) * 2001-03-15 2004-10-12 Cree, Inc. Low temperature formation of backside ohmic contacts for vertical devices
US6703290B2 (en) 1999-07-14 2004-03-09 Seh America, Inc. Growth of epitaxial semiconductor material with improved crystallographic properties
EP1104031B1 (en) 1999-11-15 2012-04-11 Panasonic Corporation Nitride semiconductor laser diode and method of fabricating the same
DE10112542B9 (de) * 2001-03-15 2013-01-03 Osram Opto Semiconductors Gmbh Strahlungsemittierendes optisches Bauelement
CN100530705C (zh) * 2003-01-31 2009-08-19 奥斯兰姆奥普托半导体有限责任公司 用于制造一个半导体元器件的方法
TW200616254A (en) * 2004-11-12 2006-05-16 Univ Nat Central Light emitting diode structure and manufacturing method thereof
US8685764B2 (en) 2005-01-11 2014-04-01 SemiLEDs Optoelectronics Co., Ltd. Method to make low resistance contact
US7378288B2 (en) 2005-01-11 2008-05-27 Semileds Corporation Systems and methods for producing light emitting diode array
US7473936B2 (en) 2005-01-11 2009-01-06 Semileds Corporation Light emitting diodes (LEDs) with improved light extraction by roughening
US7195944B2 (en) 2005-01-11 2007-03-27 Semileds Corporation Systems and methods for producing white-light emitting diodes
US7646033B2 (en) 2005-01-11 2010-01-12 Semileds Corporation Systems and methods for producing white-light light emitting diodes
US7563625B2 (en) 2005-01-11 2009-07-21 SemiLEDs Optoelectronics Co., Ltd. Method of making light-emitting diodes (LEDs) with improved light extraction by roughening
US7524686B2 (en) 2005-01-11 2009-04-28 Semileds Corporation Method of making light emitting diodes (LEDs) with improved light extraction by roughening
US7186580B2 (en) 2005-01-11 2007-03-06 Semileds Corporation Light emitting diodes (LEDs) with improved light extraction by roughening
US7432119B2 (en) 2005-01-11 2008-10-07 Semileds Corporation Light emitting diode with conducting metal substrate
JP2007096079A (ja) * 2005-09-29 2007-04-12 Stanley Electric Co Ltd 半導体発光装置
US8507302B1 (en) 2005-10-11 2013-08-13 SemiLEDs Optoelectronics Co., Ltd. Wall structures for a semiconductor wafer
US7968379B2 (en) * 2006-03-09 2011-06-28 SemiLEDs Optoelectronics Co., Ltd. Method of separating semiconductor dies
US7615789B2 (en) 2006-05-09 2009-11-10 SemiLEDs Optoelectronics Co., Ltd. Vertical light emitting diode device structure
JP2010500764A (ja) 2006-08-07 2010-01-07 セミ−フォトニクス カンパニー リミテッド 複数の半導体ダイを分離する方法
US20080087875A1 (en) 2006-10-11 2008-04-17 Feng-Hsu Fan Protection for the epitaxial structure of metal devices
US7892891B2 (en) 2006-10-11 2011-02-22 SemiLEDs Optoelectronics Co., Ltd. Die separation
US7781247B2 (en) 2006-10-26 2010-08-24 SemiLEDs Optoelectronics Co., Ltd. Method for producing Group III-Group V vertical light-emitting diodes
US7811842B2 (en) 2007-01-11 2010-10-12 SemiLEDs Optoelectronics Co., Ltd. LED array
US7781783B2 (en) 2007-02-07 2010-08-24 SemiLEDs Optoelectronics Co., Ltd. White light LED device
US7759146B2 (en) 2007-05-04 2010-07-20 SemiLEDs Optoelectronics Co., Ltd. Method of making high efficiency UV VLED on metal substrate
US7759670B2 (en) 2007-06-12 2010-07-20 SemiLEDs Optoelectronics Co., Ltd. Vertical LED with current guiding structure
TWI411124B (zh) * 2007-07-10 2013-10-01 Delta Electronics Inc 發光二極體裝置及其製造方法
US8829554B2 (en) * 2008-04-02 2014-09-09 Lg Innotek Co., Ltd. Light emitting element and a production method therefor
JP2009283912A (ja) * 2008-04-25 2009-12-03 Sanyo Electric Co Ltd 窒化物系半導体素子およびその製造方法
JP5057398B2 (ja) * 2008-08-05 2012-10-24 シャープ株式会社 窒化物半導体発光素子およびその製造方法
KR101039904B1 (ko) * 2010-01-15 2011-06-09 엘지이노텍 주식회사 발광 소자, 발광 소자 패키지 및 발광 소자 제조방법
US8105852B2 (en) 2010-01-15 2012-01-31 Koninklijke Philips Electronics N.V. Method of forming a composite substrate and growing a III-V light emitting device over the composite substrate
US20120168714A1 (en) * 2011-01-03 2012-07-05 SemiLEDs Optoelectronics Co., Ltd. Vertical light emitting diode (vled) die and method of fabrication
US8686461B2 (en) * 2011-01-03 2014-04-01 SemiLEDs Optoelectronics Co., Ltd. Light emitting diode (LED) die having stepped substrates and method of fabrication

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1577904A (zh) * 2003-07-25 2005-02-09 夏普株式会社 氮化物基化合物半导体发光器件及其制造方法
US20110220933A1 (en) * 2010-03-09 2011-09-15 Kabushiki Kaisha Toshiba Semiconductor light emitting device and method of fabricating semiconductor light emitting device
US20110227121A1 (en) * 2010-03-19 2011-09-22 Yuko Kato Semiconductor light emmiting device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104393140A (zh) * 2014-11-06 2015-03-04 中国科学院半导体研究所 一种高反射率的垂直结构发光二级管芯片及其制备方法
CN113016079A (zh) * 2019-10-18 2021-06-22 深圳市大疆创新科技有限公司 半导体芯片封装结构、封装方法及电子设备
CN113016079B (zh) * 2019-10-18 2022-06-24 深圳市大疆创新科技有限公司 半导体芯片封装结构、封装方法及电子设备

Also Published As

Publication number Publication date
TW201324845A (zh) 2013-06-16
US8686461B2 (en) 2014-04-01
KR20130069351A (ko) 2013-06-26
TWI479685B (zh) 2015-04-01
US9343620B2 (en) 2016-05-17
US20140151635A1 (en) 2014-06-05
US20120168716A1 (en) 2012-07-05
JP2013125961A (ja) 2013-06-24
WO2013086781A1 (en) 2013-06-20

Similar Documents

Publication Publication Date Title
CN103165806A (zh) 垂直式发光二极管晶粒及其制作方法
TWI606614B (zh) 垂直發光二極體晶粒及其製造方法
CN103378240B (zh) 发光器件和发光器件封装件
US7829440B2 (en) Method of separating semiconductor dies
US8507302B1 (en) Wall structures for a semiconductor wafer
EP2936571B1 (en) Process for producing separated adjacent regions comprising led wires and device obtained by the process
US7892891B2 (en) Die separation
EP2226855B1 (en) Light emitting device
US10453991B2 (en) Light-emitting device comprising active nanowires and contact nanowires and method of fabrication
US20130248816A1 (en) Light Emitting Diode (LED) Die Having Recessed Electrode And Light Extraction Structures And Method Of Fabrication
US9437794B2 (en) Method of fabricating a flip chip light emitting diode (FCLED) die having N-conductor layer
CN102779911A (zh) 一种垂直结构氮化镓基发光元件的制作方法
US9059377B2 (en) Solid state lighting devices with low contact resistance and methods of manufacturing
WO2014120086A1 (en) Method of fabricating semiconductor devices
KR101007113B1 (ko) 반도체 발광소자 및 그 제조방법
US9153736B2 (en) Light-emitting diode device and method for fabricating the same
CN101834240A (zh) 具有高反射率接触电极的发光二极管及其制造方法
KR20120016780A (ko) 수직형 발광소자 제조방법
CN102117866B (zh) 半导体晶片及半导体装置以及制作半导体晶片及装置的方法
TW201205873A (en) Fabrication method of semiconductor light emitting element
KR20090002285A (ko) 수직형 반도체 발광소자 및 그 제조방법
KR20130110380A (ko) 반도체 발광소자 및 그 제조방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20130619