CN103000493B - 制造半导体器件的方法 - Google Patents
制造半导体器件的方法 Download PDFInfo
- Publication number
- CN103000493B CN103000493B CN201210337659.7A CN201210337659A CN103000493B CN 103000493 B CN103000493 B CN 103000493B CN 201210337659 A CN201210337659 A CN 201210337659A CN 103000493 B CN103000493 B CN 103000493B
- Authority
- CN
- China
- Prior art keywords
- semiconductor
- porous region
- semiconductor layer
- semiconductor body
- porosity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 156
- 238000000034 method Methods 0.000 title claims abstract description 25
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 12
- 229910052739 hydrogen Inorganic materials 0.000 claims abstract description 33
- 239000001257 hydrogen Substances 0.000 claims abstract description 33
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims abstract description 31
- 238000010438 heat treatment Methods 0.000 claims abstract description 5
- 239000000243 solution Substances 0.000 claims description 11
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 claims description 6
- 229910052710 silicon Inorganic materials 0.000 claims description 4
- 239000010703 silicon Substances 0.000 claims description 4
- LFQSCWFLJHTTHZ-UHFFFAOYSA-N Ethanol Chemical compound CCO LFQSCWFLJHTTHZ-UHFFFAOYSA-N 0.000 claims description 3
- 230000015572 biosynthetic process Effects 0.000 claims description 3
- 239000000126 substance Substances 0.000 claims description 3
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 2
- 230000009977 dual effect Effects 0.000 claims description 2
- 239000012535 impurity Substances 0.000 claims description 2
- 238000002347 injection Methods 0.000 claims description 2
- 239000007924 injection Substances 0.000 claims description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims 4
- 239000000203 mixture Substances 0.000 claims 2
- 238000002513 implantation Methods 0.000 claims 1
- 239000004020 conductor Substances 0.000 description 6
- 239000011148 porous material Substances 0.000 description 6
- 229910010271 silicon carbide Inorganic materials 0.000 description 6
- 230000000875 corresponding effect Effects 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 125000004429 atom Chemical group 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- 238000000926 separation method Methods 0.000 description 3
- 239000013078 crystal Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 150000002431 hydrogen Chemical class 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-M Fluoride anion Chemical compound [F-] KRHYYFGTRYWZRS-UHFFFAOYSA-M 0.000 description 1
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- ZMXDDKWLCZADIW-UHFFFAOYSA-N N,N-Dimethylformamide Chemical class CN(C)C=O ZMXDDKWLCZADIW-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 125000004432 carbon atom Chemical group C* 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000002178 crystalline material Substances 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 238000005224 laser annealing Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- ZDHXKXAHOVTTAH-UHFFFAOYSA-N trichlorosilane Chemical compound Cl[SiH](Cl)Cl ZDHXKXAHOVTTAH-UHFFFAOYSA-N 0.000 description 1
- 239000005052 trichlorosilane Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
- H01L21/3221—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering
- H01L21/3223—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections of silicon bodies, e.g. for gettering using cavities formed by hydrogen or noble gas ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02378—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02505—Layer structure consisting of more than two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02513—Microstructure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/0475—Changing the shape of the semiconductor body, e.g. forming recesses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
- H01L21/3247—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering for altering the shape, e.g. smoothing the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76259—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along a porous layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/1608—Silicon carbide
Abstract
本发明公开了一种制造半导体器件的方法,包括形成半导体主体的多孔区。该半导体主体包括位于多孔区中的多孔结构。在多孔区上形成半导体层在半导体层中形成半导体区域。然后,将半导体层与半导体主体沿着多孔区分离,包括通过热处理将氢引入到多孔区内。
Description
技术领域
本发明涉及一种制造半导体器件的方法。
背景技术
对电子半导体器件和集成电路(IC)的多数应用而言,有利的是分别限制半导体器件和集成电路的总体厚度。例如,轻重量和小尺寸对芯片卡和智能卡具有重要意义。同样地,器件(诸如垂直功率半导体元件)的电气性能可通过具体调节半导体主体的厚度得到提高。通过使半导体主体的厚度与相应的功率半导体元件的电压等级相匹配,可以防止特大(oversized)半导体主体的不期望的电阻。
因此,期望对半导体主体的厚度进行精确可靠的调节,以避免产量损失并分别确保半导体器件和集成电路的可靠电气特性。
发明内容
根据制造半导体器件的方法的一个实施方式,该方法包括在半导体主体的表面上形成多孔区。半导体主体包括位于多孔区中的多孔结构。该方法还包括在多孔区上形成半导体层并在半导体层中形成半导体区域。该方法还包括将半导体层与半导体主体沿着多孔区分离。将半导体层与半导体主体分离包括通过热处理在多孔区内引入氢。
在阅读下面的详细说明并看过附图之后,本领域技术人员将会认识到其他的特征和优势。
附图说明
附图被包括进来以提供对本发明的进一步了解,附图包含在该说明书中并构成说明书的一部分。附图示出了本发明的实施方式,并与说明一起用于解释本发明原理。本发明的其他实施方式以及本发明的许多潜在优势将更容易意识到,因为从下面的详细说明中更容易理解。附图中的元件不一定互相成比例绘制。相同的参考标号表示对应的类似部件。所示各个实施方式的特征可以互相结合,除非它们互相排斥。
实施方式在附图中示出并在随后的说明中进行详细说明。
图1A至图1E示出了应用根据一个实施方式的制造方法的半导体主体的横截面的示意图。
图2A和图2B示出了经历根据实施方式的制造方法的半导体主体的横截面的示意图。
具体实施方式
在下面的详细说明中,参考构成说明书一部分的附图,附图以图解的方式示出实践本发明的具体实施方式。在这方面,诸如“顶部”、“底部”、“正面”、“背面”、“头部”、“尾部”、“在...上方”、“上方”、“下方”等方向性术语参考正在说明的附图的方向来使用。例如,作为一个实施方式的一部分而示出或说明的特征可用于其他实施方式或与其他实施方式相结合进而形成另一个实施方式。按照设计思路,本发明包括这类修改和变型。使用特定语言来说明实例,这不应理解为限制所附权利要求的范围。附图不按比例绘制,并且只用于说明的目的。为了清楚起见,如果没有另外声明,不同附图中的相同元件或制造过程由相同的参考标号表示。
本说明书中所用的术语“横向”和“水平”旨在说明与半导体衬底或半导体主体的第一表面平行的方向。例如,这可能是晶片或晶圆的表面。本说明书中所用的术语“垂直”旨在说明布置为与半导体衬底或半导体主体的第一表面垂直的方向。
下面参考附图说明示例性实施方式。然而,本发明不限于详细说明的实施方式,而是能够以适当的方式进行修改和变型。只要不明显地互相排斥,一个实施方式的具体特征和特征的组合可以恰当地与另一个实施方式的特征和特征的组合相结合。
图1A至图1D示出了制造方法的不同阶段期间的半导体器件的横截面的示意图。
图1A的示意性横截面示出了半导体主体100。根据一个实施方式,半导体主体100包含硅(Si)或由硅制成。根据另一个实施方式,半导体主体100包含碳化硅(SiC)或由碳化硅制成。通常,Si和SiC半导体主体由单晶材料制成,但是半导体主体也可以包含多晶或非晶态材料部件。
参考图1B的示意性横截面,通过将半导体主体100在第一表面的晶体结构从例如单晶或多晶结构变为多孔结构,在半导体主体100的第一表面处形成多孔区101。于是,半导体主体100包括位于多孔区101中的多孔结构。多孔区101中的多孔结构可通过使用一种或多种含有氟化物(F)的溶液对Si或SiC进行阳极氧化而制成。作为一个实例,使用含有氢氟酸(HF)和乙醇或乙酸的溶液。通过选择性地使用或避免外部光源,也可以采用配置为将晶体结构变为多孔结构的其他溶液(例如,HF/二甲基甲酰胺和HF/乙腈(acenitrile)等)。
一旦溶液和半导体主体100进行了物理接触,就发生反应,这使得半导体主体100将其结构变为多孔结构。这种反应以及相应的作用开始于半导体主体100的表面并扩展到半导体主体100内。因此,通常从半导体主体100的正面100f应用溶液。通过选择适当的参数值,诸如电流密度和溶液中的HF浓度,可以控制多孔区的孔隙率。
多孔区101的多孔结构包括多个空穴,诸如中孔(meso-pore)和/或纳米孔。纳米孔的典型的孔尺寸小于大约2nm,中孔具有2nm直到100nm的孔尺寸,并且大孔(macro-pore)可具有μm范围内的尺寸。可以实现高达或大于70%的孔隙率。根据一个实施方式,表面处的孔隙率保持足够小,以使多孔区101上可以适当地生长其他层。
然而,这类其他层也可以生长在带有尺寸在nm至μm范围内的孔(例如,纳米孔、中孔或甚至大孔)的多孔区101上。在这种情况下,可采用温度在1050°C直到1230°C的范围或1150°C直到1200°C的范围内的高温TCS(三氯硅烷)外延生长工艺,从而在多孔区101上生成其他层。
在形成多孔区101之后,并且如图1C的示意性横截面所示,在多孔区101上形成半导体层102。半导体层102对应于布置在如上所述多孔区101上的其他层,并且是例如生长或沉积在具有多孔结构的多孔区101上的。通常,半导体层102通过外延生长而形成,以便具有期望的厚度。根据一个实施方式,半导体层102形成为具有5μm至200μm范围、或者20μm至170μm范围或者35μm至150μm范围内的厚度。
然后,在半导体层102中形成区域103a、103b和103c,以便形成功能元件。作为一个实例,区域103a、103b和103c可包括通过离子注入和/或杂质扩散到半导体层102内而形成的半导体区域。例如,半导体区域可以由不同的压印(lithographic)步骤形成。半导体区域可以包括n型区、p型区或者n型区和p型区的结合。半导体区域的实例包括源极、漏极、主体、发射极、基极和/或集电区。区域103a、103b和103c还可在半导体区域的包括平面栅介电层和平面栅电极的表面上或靠近该表面包含介电材料和导电材料。区域103a、103b和103c还可包括其中含有介电材料和导电材料的沟槽结构,例如,含有栅介电层和栅电极的沟槽。区域103a、103b和103c可包括形成于半导体层102中的电和/或微机械元件。因此,可以应用多种工艺在半导体层102中形成区域103a、103b、103c,诸如蚀刻、应用激光、掺杂、研磨、材料沉积或生长、以及其他处理,特别是还有这些工艺的各种组合。例如,半导体层102的区域103可以适当地掺杂,以便达到用于半导体器件的对应期望功能的期望掺杂浓度。
然后,如图1D的横截面图中所示,将半导体层102与半导体主体100沿着多孔区101分离。将半导体层102与半导体主体100分离包括通过热处理将氢引入半导体主体100的多孔区101内。
具体地,将氢引入多孔区101内也可以与将氢引入整个半导体主体100内同时发生,只要引入的氢应用于多孔区101即可。因此,待引入多孔区101内的氢可以例如从半导体主体100的后侧100b开始应用。替换地,或除了从后侧102b引入氢以外,也可以从半导体主体100的正面100f引入氢,这意味着氢将从待分离的半导体层102引入或穿过半导体层。热处理支持通过例如增强型扩散将氢引入多孔区101内。此外,对邻近随后将出现在孔内的含有空气的氢的半导体材料进行热处理可导致半导体原子的表面迁移率增大,因而导致半导体原子的更容易重新布置或重新配置(reallocation)。
当将氢引入多孔区101内时,多孔区101中的多孔结构的各个小孔重新配置,即,以空穴沿半导体主体100的水平面布置并且半导体主体100与半导体层102沿多孔区101分离的方式重新布置。
例如,氢可通过扩散的方式引入或靠近多孔区101。然而,也可将氢注入多孔区101内。也可使用将氢扩散到半导体主体100内和将氢注入到半导体主体100内的组合方式。
当将氢通过离子注入方式引入多孔区101内时,氢的注入量例如可低于1016cm-2,例如在5×1014cm-2至5×1015cm-2的范围内。此外,能量例如可以在150keV至4MeV的范围内。
此外,形成半导体主体的多孔区101可包括半导体主体100的(特别是部分)阳极溶解。
如以上说明,中孔(即,平均尺寸在大约2nm至大约100nm之间的孔)可能是有利的,因为它们与实际孔周围的较小的Si或SiC结构一起出现。这使得半导体层102与半导体主体100更容易分离,这是分别由于Si原子和/或C原子的较高的表面迁移率和/或挥发性C-H化合物的形成以及分离体积中较高的曲率半径和较大的整体表面面积。这些效果和优点也可通过包括的孔尺寸在nm或次nm范围内(即,纳米孔)的孔隙率来实现。
当将氢引入多孔区101内时,分别发生Si或SiC的重新配置,其是热激活式的。该重新配置也进一步由引入多孔区101内的氢支持并对应于多孔区101中的表面积量的减少,以产生实际活动。通过进一步增加多孔区101中的Si或SiC的迁移率,除了将半导体层102与半导体主体100分离之外,还可获得后者的水平测量(levelling)。
这意味着在与半导体主体100分离之后多孔区101的部分将粘附至半导体层102的情况下,不必通过蚀刻或抛光来去除这些部分,因为这些部分可能具有忽略不计的厚度并且已经是平滑的。因此,由于半导体层102在与半导体主体100分离之后无需经历进一步的蚀刻或抛光处理,所以可实现具有非常小厚度的半导体层102。然而,典型的后侧处理(诸如离子注入或激光退火)可毫无困难地应用于分离的半导体主体102。
可能已在正面经历装置和布线处理的半导体层102的上述分离处理使得半导体器件的半导体主体具有精确调整的厚度。半导体主体上的厚度变化较小且可能小于半导体主体的总厚度的1%、小于8%、小于4%、或者甚至小于2%,以分别确保半导体器件和形成于其中的集成电路的可靠电气性能。
在图1E的示意性横截面图中,示出了与图1C和图1D类似的半导体主体100、多孔区101、半导体层102、以及半导体层102中的区域103a、103b、103c。此外,示出了沟槽104a和104b,设置所述沟槽以便有利于将氢应用于多孔结构。沟槽104a和104b可交替地设置或以任意的组合和数量进行设置,并且可包括没有锥度或具有不同锥度的沟槽侧壁。
沟槽104a形成于半导体层102中并且可穿过半导体层102延伸至多孔区101或终止于半导体层102内。沟槽104a有利于将氢应用于多孔区101,因为氢可更容易地到达多孔区101。
替换地,或除了沟槽104a之外,在半导体主体100的背面设置沟槽104b。沟槽104b也可向上延伸至多孔区101或在到达多孔区101之前终止于半导体主体100内。而且,沟槽104b有利于将氢应用于多孔区101,因为氢能够更容易地到达多孔区101。虽然沟槽104a可在半导体层102形成于半导体主体100上之后形成,但沟槽104b可在半导体层102形成在半导体主体100上之前或之后形成。
根据另一个实施方式,多孔区101的形成包括形成双孔隙率结构,该结构包括具有第一孔隙率的第一多孔区和在半导体主体100内更深的具有第二孔隙率的第二多孔区。多孔区的孔隙率可通过选择合适的参数值来控制,参数值如电流密度和/或溶液中的HF浓度和/或光照强度。
根据一个实施方式,设定第一孔隙率小于第二孔隙率。这例如在图2A中示出,其中第一多孔区101a形成于半导体主体100中,并且第二多孔区101b也形成在第一多孔区101a的下方,即,在半导体主体100中更深。作为实例,将第一多孔区101a的孔隙率设定在10%至50%之间的范围内,并且将第二多孔区101b的孔隙率设定在第一多孔区101a的孔隙率至80%之间的范围内。选择第一孔隙率小于第二孔隙率允许通过调整第一孔隙率来改进生长在第一多孔区101a上的半导体层102的晶体质量,并且通过调整第二多孔区101b中的第二孔隙率来改进半导体层102与半导体主体100的分离。
图2B示出了另一个实施方式,除了图2A中示出的实施方式,还包括相对于第一多孔区101a和第二多孔区101b在半导体主体100内布置得更深的第三多孔区101c。因此,第一多孔区101a的孔隙率设定为小于第二多孔区101b和第三多孔区101c的孔隙率。并且第三多孔区101c在三个多孔区101a、101b和101c中具有最大的孔隙率。
应当理解,此处说明的各个实施方式的特征相互可进行组合,除非另有说明。术语,诸如“第一”、“第二”等,用于说明各个元件、区域、部分等,并且不旨在进行限制。本说明书中,相同的术语表示相同的元件。
如此处所使用的,术语“具有”、“含有”、“包含”、“包括”等是开放式术语,表示存在所述元件或特征,但不排除附加的元件或特征。冠词“一(a、an)”和“该(the)”旨在包括单数形式和复数形式,除非上下文中另有说明。
虽然此处示出和说明了具体的实施方式,但本领域技术人员应当理解,在不背离本发明范围的情况下,可对此处示出和说明的具体实施方式进行各种修改和/或等同执行。本申请旨在覆盖此处讨论的具体实施方式的任何适用情况或变型。因此,本发明仅由权利要求及其等同物限定。
Claims (12)
1.一种制造半导体器件的方法,包括:
在半导体主体的表面处形成多孔区,其中,所述半导体主体包括位于所述多孔区中的多孔结构;
在所述多孔区上,通过外延生长形成厚度为5μm至200μm的半导体层;
在所述半导体层的正面形成包括源极、漏极、主体、发射极、基极和/或集电区的半导体区域;
在所述半导体主体和/或所述半导体层中形成沟槽;然后
将具有所述半导体区域的所述半导体层与所述半导体主体沿着所述多孔区分离,包括通过热处理将氢引入到所述多孔区内;以及
在将所述半导体层与所述半导体主体分离后,对所述半导体层进行后侧处理,其中所述半导体层的后侧对应于所述半导体器件的后侧,并且其中所述后侧处理包括离子注入。
2.根据权利要求1所述的方法,其中,通过离子注入将氢引入到所述多孔区内。
3.根据权利要求2所述的方法,其中,氢的注入量在5×1014cm-2至5×1015cm-2的范围内。
4.根据权利要求2所述的方法,其中,所述离子注入的注入能量在150keV至4MeV的范围内。
5.根据权利要求1所述的方法,其中,通过将氢扩散通过所述半导体层进入所述多孔区内,将氢引入到所述多孔区内。
6.根据权利要求1所述的方法,其中,所述半导体主体是Si和SiC中的一种。
7.根据权利要求1所述的方法,其中,形成所述半导体主体的所述多孔区包括所述半导体主体的阳极溶解。
8.根据权利要求7所述的方法,其中,所述半导体主体的阳极溶解包括硅在氢氟酸和乙醇的化学混合物中或在氢氟酸和乙酸的化学混合物中的阳极溶解。
9.根据权利要求7所述的方法,其中,形成所述多孔区包括形成双孔隙率结构,该结构包括位于所述半导体主体中的具有第一孔隙率的第一多孔区以及在所述半导体主体内更深的具有第二孔隙率的第二多孔区,其中所述第一孔隙率小于所述第二孔隙率。
10.根据权利要求9所述的方法,其中,所述第一多孔区的孔隙率设定在10%至50%之间的范围内,并且所述第二多孔区的孔隙率设定在所述第一多孔区的孔隙率至80%之间的范围内。
11.根据权利要求1所述的方法,其中,在所述半导体层中形成所述半导体区域包括通过将杂质引入所述半导体层内而在所述半导体层中形成n型区或p型区中的至少一种。
12.一种制造半导体器件的方法,包括:
在半导体主体的表面处形成多孔区,其中,所述半导体主体包括位于所述多孔区中的多孔结构;
在所述多孔区上形成半导体层;
在所述半导体层的正面形成半导体区域,其中垂直半导体元件的功能元件形成在所述半导体区域中;
在所述半导体主体和/或所述半导体层中形成沟槽;然后
将具有所述半导体区域的所述半导体层与所述半导体主体沿着所述多孔区分离,包括通过热处理将氢引入到所述多孔区内;以及
在将所述半导体层与所述半导体主体分离后,对所述半导体层进行后侧处理。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/229,861 | 2011-09-12 | ||
US13/229,861 US8883612B2 (en) | 2011-09-12 | 2011-09-12 | Method for manufacturing a semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103000493A CN103000493A (zh) | 2013-03-27 |
CN103000493B true CN103000493B (zh) | 2017-09-05 |
Family
ID=47740333
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201210337659.7A Active CN103000493B (zh) | 2011-09-12 | 2012-09-12 | 制造半导体器件的方法 |
Country Status (3)
Country | Link |
---|---|
US (3) | US8883612B2 (zh) |
CN (1) | CN103000493B (zh) |
DE (1) | DE102012108473B4 (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102019106124A1 (de) * | 2018-03-22 | 2019-09-26 | Infineon Technologies Ag | Bilden von Halbleitervorrichtungen in Siliciumcarbid |
DE102019108754A1 (de) * | 2019-03-06 | 2020-09-10 | Infineon Technologies Ag | Halbleitervorrichtung mit einem porösen bereich, waferverbundstruktur und verfahren zum herstellen einerhalbleitervorrichtung |
US11710656B2 (en) * | 2019-09-30 | 2023-07-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming semiconductor-on-insulator (SOI) substrate |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6020250A (en) * | 1994-08-11 | 2000-02-01 | International Business Machines Corporation | Stacked devices |
TW200414485A (en) * | 2002-10-11 | 2004-08-01 | Sony Corp | Method and apparatus for producing ultra-thin semiconductor chip and method and apparatus for producing ultra-thin back-illuminated solid-state image pickup device |
CN1607638A (zh) * | 2003-10-15 | 2005-04-20 | 国际商业机器公司 | 一种层转移结构及其方法 |
US7153761B1 (en) * | 2005-10-03 | 2006-12-26 | Los Alamos National Security, Llc | Method of transferring a thin crystalline semiconductor layer |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3352340B2 (ja) * | 1995-10-06 | 2002-12-03 | キヤノン株式会社 | 半導体基体とその製造方法 |
US6107213A (en) * | 1996-02-01 | 2000-08-22 | Sony Corporation | Method for making thin film semiconductor |
US6191007B1 (en) * | 1997-04-28 | 2001-02-20 | Denso Corporation | Method for manufacturing a semiconductor substrate |
US6534380B1 (en) * | 1997-07-18 | 2003-03-18 | Denso Corporation | Semiconductor substrate and method of manufacturing the same |
US6306729B1 (en) * | 1997-12-26 | 2001-10-23 | Canon Kabushiki Kaisha | Semiconductor article and method of manufacturing the same |
JP2000294818A (ja) * | 1999-04-05 | 2000-10-20 | Sony Corp | 薄膜半導体素子およびその製造方法 |
JP4329183B2 (ja) * | 1999-10-14 | 2009-09-09 | ソニー株式会社 | 単一セル型薄膜単結晶シリコン太陽電池の製造方法、バックコンタクト型薄膜単結晶シリコン太陽電池の製造方法および集積型薄膜単結晶シリコン太陽電池の製造方法 |
JP2001237403A (ja) * | 2000-02-21 | 2001-08-31 | Rohm Co Ltd | 半導体装置の製法および超薄型半導体装置 |
JP4708577B2 (ja) * | 2001-01-31 | 2011-06-22 | キヤノン株式会社 | 薄膜半導体装置の製造方法 |
EP1532676A2 (en) * | 2002-08-26 | 2005-05-25 | S.O.I.Tec Silicon on Insulator Technologies | Mechanical recycling of a wafer comprising a buffer layer, after having taken a layer therefrom |
KR20060017771A (ko) * | 2003-05-06 | 2006-02-27 | 캐논 가부시끼가이샤 | 반도체기판, 반도체디바이스, 발광다이오드 및 그 제조방법 |
US7160753B2 (en) * | 2004-03-16 | 2007-01-09 | Voxtel, Inc. | Silicon-on-insulator active pixel sensors |
EP1798764A1 (en) * | 2005-12-14 | 2007-06-20 | STMicroelectronics S.r.l. | Process for manufacturing wafers usable in the semiconductor industry |
US7557002B2 (en) * | 2006-08-18 | 2009-07-07 | Micron Technology, Inc. | Methods of forming transistor devices |
EP1993128A3 (en) * | 2007-05-17 | 2010-03-24 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing soi substrate |
JP5459900B2 (ja) * | 2007-12-25 | 2014-04-02 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
US7923279B2 (en) * | 2009-01-21 | 2011-04-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and structure for reducing cross-talk in image sensor devices |
US8148237B2 (en) | 2009-08-07 | 2012-04-03 | Varian Semiconductor Equipment Associates, Inc. | Pressurized treatment of substrates to enhance cleaving process |
WO2012034993A1 (en) * | 2010-09-13 | 2012-03-22 | Imec | Method for fabricating thin photovoltaic cells |
US8822306B2 (en) * | 2010-09-30 | 2014-09-02 | Infineon Technologies Ag | Method for manufacturing a composite wafer having a graphite core, and composite wafer having a graphite core |
-
2011
- 2011-09-12 US US13/229,861 patent/US8883612B2/en active Active
-
2012
- 2012-09-11 DE DE102012108473.4A patent/DE102012108473B4/de active Active
- 2012-09-12 CN CN201210337659.7A patent/CN103000493B/zh active Active
-
2014
- 2014-10-10 US US14/511,828 patent/US9449847B2/en active Active
-
2016
- 2016-08-31 US US15/253,418 patent/US20160372336A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6020250A (en) * | 1994-08-11 | 2000-02-01 | International Business Machines Corporation | Stacked devices |
TW200414485A (en) * | 2002-10-11 | 2004-08-01 | Sony Corp | Method and apparatus for producing ultra-thin semiconductor chip and method and apparatus for producing ultra-thin back-illuminated solid-state image pickup device |
CN1607638A (zh) * | 2003-10-15 | 2005-04-20 | 国际商业机器公司 | 一种层转移结构及其方法 |
US7153761B1 (en) * | 2005-10-03 | 2006-12-26 | Los Alamos National Security, Llc | Method of transferring a thin crystalline semiconductor layer |
Also Published As
Publication number | Publication date |
---|---|
US9449847B2 (en) | 2016-09-20 |
US8883612B2 (en) | 2014-11-11 |
US20130065379A1 (en) | 2013-03-14 |
CN103000493A (zh) | 2013-03-27 |
US20160372336A1 (en) | 2016-12-22 |
US20150056784A1 (en) | 2015-02-26 |
DE102012108473A1 (de) | 2013-03-14 |
DE102012108473B4 (de) | 2019-03-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102683390B (zh) | 屏蔽栅极mosfet器件中的多晶硅层间电介质 | |
CN103021863B (zh) | 精确校准及自平衡的超级结器件的制备方法 | |
TW200933750A (en) | MOSFET active area and edge termination area charge balance | |
CN104674192B (zh) | 三维结构存储元件的制造装置 | |
JP6231122B2 (ja) | 縦型電界効果素子の実装を改善するための素子アーキテクチャおよび方法 | |
KR101599162B1 (ko) | 기계적 가요성 실리콘 기판 제조 방법 | |
US9123769B2 (en) | Power semiconductor device and fabrication method thereof | |
CN103000493B (zh) | 制造半导体器件的方法 | |
TW201133830A (en) | Method for making a charge balanced multi-nano shell drift region for superjunction semiconductor device | |
CN111989778B (zh) | 小间距超结mosfet结构和方法 | |
US10714377B2 (en) | Semiconductor device and semiconductor wafer including a porous layer and method of manufacturing | |
JP5282818B2 (ja) | ダイオードの製造方法、及び、ダイオード | |
CN106575654A (zh) | 半导体装置中的简易电荷平衡 | |
TW201725173A (zh) | 用於製造多層mems組件的方法及相應的多層mems組件 | |
CN108766879B (zh) | 晶体管栅极的制备方法及晶体管结构 | |
CN106206724B (zh) | 一种高频水平双扩散氧化物半导体器件及其制作方法 | |
US9590083B2 (en) | ITC-IGBT and manufacturing method therefor | |
CN106328515B (zh) | 恒流二极管的制作方法和恒流二极管 | |
CN105810732B (zh) | 沟槽式功率金氧半场效晶体管与其制作方法 | |
JP2001332561A (ja) | バイポーラトランジスタおよびその製造方法 | |
CN106935498B (zh) | 绝缘栅双极晶体管的背面场栏的低温氧化层制作方法 | |
TW493249B (en) | Manufacture method of dynamic random access memory cell capacitor | |
WO2002005341A1 (en) | Method of manufacturing power silicon transistor | |
CN107346788B (zh) | Resurf半导体器件及其制作方法 | |
CN112701079A (zh) | Son结构及其制备方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |