CN102668071B - 半导体装置 - Google Patents
半导体装置 Download PDFInfo
- Publication number
- CN102668071B CN102668071B CN201080050383.3A CN201080050383A CN102668071B CN 102668071 B CN102668071 B CN 102668071B CN 201080050383 A CN201080050383 A CN 201080050383A CN 102668071 B CN102668071 B CN 102668071B
- Authority
- CN
- China
- Prior art keywords
- power supply
- pattern
- gnd
- terminal
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
- H01L23/49844—Geometry or layout for individual devices of subclass H10D
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/535—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Geometry (AREA)
- Semiconductor Integrated Circuits (AREA)
- Structure Of Printed Boards (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009258195 | 2009-11-11 | ||
| JP2009-258195 | 2009-11-11 | ||
| JP2010240054A JP2011124549A (ja) | 2009-11-11 | 2010-10-26 | 半導体装置 |
| JP2010-240054 | 2010-10-26 | ||
| PCT/JP2010/006472 WO2011058718A1 (en) | 2009-11-11 | 2010-11-02 | Semiconductor apparatus |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102668071A CN102668071A (zh) | 2012-09-12 |
| CN102668071B true CN102668071B (zh) | 2016-08-17 |
Family
ID=43797617
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201080050383.3A Expired - Fee Related CN102668071B (zh) | 2009-11-11 | 2010-11-02 | 半导体装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US9252098B2 (enExample) |
| JP (1) | JP2011124549A (enExample) |
| CN (1) | CN102668071B (enExample) |
| WO (1) | WO2011058718A1 (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI554174B (zh) * | 2014-11-04 | 2016-10-11 | 上海兆芯集成電路有限公司 | 線路基板和半導體封裝結構 |
| JP2016134543A (ja) * | 2015-01-21 | 2016-07-25 | セイコーエプソン株式会社 | 半導体モジュール、半導体装置、及び電気光学装置 |
| US10707159B2 (en) | 2015-08-31 | 2020-07-07 | Aisin Aw Co., Ltd. | Semiconductor device, chip module, and semiconductor module |
| CN106211556B (zh) * | 2016-07-28 | 2019-03-19 | Oppo广东移动通信有限公司 | 印刷电路板及具有其的电子装置 |
| JP6799430B2 (ja) * | 2016-10-04 | 2020-12-16 | 株式会社Joled | 半導体装置及び表示装置 |
| TWI615927B (zh) * | 2017-07-14 | 2018-02-21 | 矽品精密工業股份有限公司 | 電子封裝件暨基板結構及其製法 |
| JP6817906B2 (ja) * | 2017-07-27 | 2021-01-20 | 京セラ株式会社 | 配線基板 |
| EP3790043A4 (en) * | 2018-07-10 | 2021-07-14 | Aisin Aw Co., Ltd. | POWER SUPPLY CIRCUIT MODULE AND CHIP MODULE |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6479758B1 (en) * | 2000-01-21 | 2002-11-12 | Kabushiki Kaisha Toshiba | Wiring board, semiconductor package and semiconductor device |
| US20030051910A1 (en) * | 2001-09-20 | 2003-03-20 | Dyke Peter D. Van | Electrical and physical design integration method and apparatus for providing interconnections on first level ceramic chip carrier packages |
| US7075185B2 (en) * | 2004-09-14 | 2006-07-11 | Hewlett-Packard Development Company, L.P. | Routing vias in a substrate from bypass capacitor pads |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5904499A (en) * | 1994-12-22 | 1999-05-18 | Pace; Benedict G | Package for power semiconductor chips |
| JP4365166B2 (ja) | 2003-08-26 | 2009-11-18 | 新光電気工業株式会社 | キャパシタ、多層配線基板及び半導体装置 |
| JP4674850B2 (ja) * | 2005-02-25 | 2011-04-20 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| US8786072B2 (en) * | 2007-02-27 | 2014-07-22 | International Rectifier Corporation | Semiconductor package |
| JP5049717B2 (ja) * | 2007-09-21 | 2012-10-17 | 新光電気工業株式会社 | 多層配線基板 |
| JP2009258195A (ja) | 2008-04-14 | 2009-11-05 | Hitachi High-Technologies Corp | プロキシミティ露光装置、プロキシミティ露光装置の基板移動方法、及び表示用パネル基板の製造方法 |
| JP5534699B2 (ja) | 2009-04-02 | 2014-07-02 | 株式会社東芝 | X線診断装置及び画像処理装置 |
-
2010
- 2010-10-26 JP JP2010240054A patent/JP2011124549A/ja active Pending
- 2010-11-02 CN CN201080050383.3A patent/CN102668071B/zh not_active Expired - Fee Related
- 2010-11-02 WO PCT/JP2010/006472 patent/WO2011058718A1/en not_active Ceased
- 2010-11-02 US US13/504,462 patent/US9252098B2/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6479758B1 (en) * | 2000-01-21 | 2002-11-12 | Kabushiki Kaisha Toshiba | Wiring board, semiconductor package and semiconductor device |
| US20030051910A1 (en) * | 2001-09-20 | 2003-03-20 | Dyke Peter D. Van | Electrical and physical design integration method and apparatus for providing interconnections on first level ceramic chip carrier packages |
| US7075185B2 (en) * | 2004-09-14 | 2006-07-11 | Hewlett-Packard Development Company, L.P. | Routing vias in a substrate from bypass capacitor pads |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2011124549A (ja) | 2011-06-23 |
| US20120211897A1 (en) | 2012-08-23 |
| US9252098B2 (en) | 2016-02-02 |
| CN102668071A (zh) | 2012-09-12 |
| WO2011058718A1 (en) | 2011-05-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102668071B (zh) | 半导体装置 | |
| US5903050A (en) | Semiconductor package having capacitive extension spokes and method for making the same | |
| US6346743B1 (en) | Embedded capacitor assembly in a package | |
| CN104241273B (zh) | 具有裸片上去耦合电容器的集成电路 | |
| CN101802991B (zh) | 包括高密度无凸点内建层和密度较低的内核或无内核基板的集成电路封装 | |
| US8552521B2 (en) | Semiconductor package to remove power noise using ground impedance | |
| US20040140559A1 (en) | Electronic device configured as a multichip module, leadframe, panel with leadframe positions, and method for producing the electronic device | |
| CN101540308B (zh) | 半导体芯片封装 | |
| CN106575652B (zh) | 用于系统级封装(sip)器件的改良基板 | |
| JPH07235632A (ja) | コンデンサユニットおよびコンデンサユニット内蔵電子回路装置 | |
| JP2002190568A (ja) | 半導体チップ,半導体チップ群及びマルチチップモジュール | |
| US8547681B2 (en) | Decoupling capacitor | |
| CN107113964B (zh) | 包括嵌入式细长电容器的基板 | |
| CN111696970A (zh) | 半导体装置 | |
| CN101031995B (zh) | 用于多电压的分裂式薄膜电容器 | |
| JP2007335842A (ja) | チップ型電子部品 | |
| JP4370993B2 (ja) | 半導体装置 | |
| CN102856280B (zh) | 焊盘和芯片 | |
| JP3892192B2 (ja) | 半導体装置 | |
| JP2006344787A (ja) | 半導体装置 | |
| US8039957B2 (en) | System for improving flip chip performance | |
| WO1999013509A1 (fr) | Dispositif a semi-conducteur | |
| KR20080039995A (ko) | 인덕턴스 값 감소 방법 및 전자 어셈블리 | |
| JPH09321176A (ja) | 半導体用パッケージ | |
| TW202121645A (zh) | 可組態電容器 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160817 Termination date: 20191102 |