CN102483723A - 半导体装置及主机设备 - Google Patents

半导体装置及主机设备 Download PDF

Info

Publication number
CN102483723A
CN102483723A CN2010800397266A CN201080039726A CN102483723A CN 102483723 A CN102483723 A CN 102483723A CN 2010800397266 A CN2010800397266 A CN 2010800397266A CN 201080039726 A CN201080039726 A CN 201080039726A CN 102483723 A CN102483723 A CN 102483723A
Authority
CN
China
Prior art keywords
packet
value
devices
final
electronic device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2010800397266A
Other languages
English (en)
Chinese (zh)
Inventor
藤本曜久
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to CN201611121220.5A priority Critical patent/CN107092572B/zh
Publication of CN102483723A publication Critical patent/CN102483723A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0653—Configuration or reconfiguration with centralised address assignment
    • G06F12/0661—Configuration or reconfiguration with centralised address assignment and decentralised selection
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0052—Assignment of addresses or identifiers to the modules of a bus system

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Small-Scale Networks (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Read Only Memory (AREA)
  • Memory System (AREA)
CN2010800397266A 2009-09-24 2010-09-24 半导体装置及主机设备 Pending CN102483723A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201611121220.5A CN107092572B (zh) 2009-09-24 2010-09-24 半导体装置及主机设备

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP2009219691 2009-09-24
JP219691/2009 2009-09-24
JP221468/2009 2009-09-25
JP2009221468A JP5150591B2 (ja) 2009-09-24 2009-09-25 半導体装置及びホスト機器
PCT/JP2010/066513 WO2011037168A1 (ja) 2009-09-24 2010-09-24 半導体装置及びホスト機器

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN201611121220.5A Division CN107092572B (zh) 2009-09-24 2010-09-24 半导体装置及主机设备

Publications (1)

Publication Number Publication Date
CN102483723A true CN102483723A (zh) 2012-05-30

Family

ID=43795913

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201611121220.5A Active CN107092572B (zh) 2009-09-24 2010-09-24 半导体装置及主机设备
CN2010800397266A Pending CN102483723A (zh) 2009-09-24 2010-09-24 半导体装置及主机设备

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201611121220.5A Active CN107092572B (zh) 2009-09-24 2010-09-24 半导体装置及主机设备

Country Status (7)

Country Link
US (5) US9146866B2 (enExample)
EP (1) EP2482195B1 (enExample)
JP (1) JP5150591B2 (enExample)
KR (1) KR101343646B1 (enExample)
CN (2) CN107092572B (enExample)
TW (2) TWI474168B (enExample)
WO (1) WO2011037168A1 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4546285B2 (ja) 2005-02-28 2010-09-15 株式会社セイコーアイ・インフォテック 光プリンタヘッドおよび画像形成装置
JP5150591B2 (ja) * 2009-09-24 2013-02-20 株式会社東芝 半導体装置及びホスト機器
EP3285141B1 (en) 2009-12-17 2019-11-20 Toshiba Memory Corporation Semiconductor system, semiconductor device, and electronic device initializing method
KR101996822B1 (ko) 2013-03-15 2019-07-08 삼성전자 주식회사 링 토폴로지 저장 네트워크의 멀티캐스트 명령 패킷 처리 방법 및 시스템
JP6087742B2 (ja) * 2013-06-14 2017-03-01 キヤノン株式会社 半導体装置、および、チップ識別子の設定方法
JP6067541B2 (ja) * 2013-11-08 2017-01-25 株式会社東芝 メモリシステムおよびメモリシステムのアセンブリ方法
JP6439343B2 (ja) * 2014-09-22 2018-12-19 株式会社バッファロー 通信装置、情報処理装置、通信システム、通信装置におけるアクセス方法及びプログラム
US10061531B2 (en) 2015-01-29 2018-08-28 Knuedge Incorporated Uniform system wide addressing for a computing system
US9552327B2 (en) * 2015-01-29 2017-01-24 Knuedge Incorporated Memory controller for a network on a chip device
US20170116154A1 (en) * 2015-10-23 2017-04-27 The Intellisis Corporation Register communication in a network-on-a-chip architecture
US20170141878A1 (en) * 2015-11-16 2017-05-18 Western Digital Technologies, Inc. Systems and methods for sending data from non-volatile solid state devices before error correction
US9959066B2 (en) * 2016-02-12 2018-05-01 Knuedge Incorporated Memory-attached computing resource in network on a chip architecture to perform calculations on data stored on memory external to the chip
US10027583B2 (en) 2016-03-22 2018-07-17 Knuedge Incorporated Chained packet sequences in a network on a chip architecture
US10346049B2 (en) 2016-04-29 2019-07-09 Friday Harbor Llc Distributed contiguous reads in a network on a chip architecture
JP6927766B2 (ja) * 2017-06-29 2021-09-01 矢崎総業株式会社 情報設定装置
TWI692689B (zh) 2017-12-28 2020-05-01 慧榮科技股份有限公司 記憶卡控制器、記憶卡、使用於記憶卡控制器的方法以及連接至記憶卡的電子裝置
US10866746B2 (en) 2017-12-28 2020-12-15 Silicon Motion Inc. Memory addressing methods and associated controller, memory device and host
JP7423367B2 (ja) 2020-03-23 2024-01-29 キオクシア株式会社 通信システム、デバイス、及び通信方法
JP7527910B2 (ja) 2020-09-16 2024-08-05 キオクシア株式会社 通信システム、デバイス及び通信方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1190838A (zh) * 1997-02-14 1998-08-19 佳能株式会社 数据通信设备和方法
US20030128702A1 (en) * 2001-12-28 2003-07-10 Masahito Satoh Communication method and apparatus for assigning device identifier
CN1459958A (zh) * 2002-05-23 2003-12-03 三星电子株式会社 联网方法和装置
CN1308855C (zh) * 2004-03-18 2007-04-04 联想(北京)有限公司 在嵌入式系统中分配硬件地址的装置和方法
CN101449251A (zh) * 2006-05-23 2009-06-03 莫塞德技术公司 用于为串行互连设备建立设备标识符的装置和方法

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5526492B2 (enExample) * 1974-12-23 1980-07-14
JPS5830254A (ja) * 1981-08-17 1983-02-22 Fujitsu Ltd ノ−ドアドレス設定方式
JPH0258944A (ja) * 1988-08-24 1990-02-28 Fujitsu Ltd 装置番号割り付け方法
JPH03251945A (ja) * 1990-03-01 1991-11-11 Fujitsu Ltd インタフェースレジスタアドレス自動設定方式
US5404460A (en) * 1994-01-28 1995-04-04 Vlsi Technology, Inc. Method for configuring multiple identical serial I/O devices to unique addresses through a serial bus
JP3209634B2 (ja) * 1994-03-28 2001-09-17 株式会社日立製作所 計算機システム
JP3359496B2 (ja) * 1996-06-14 2002-12-24 沖電気工業株式会社 伝送装置識別番号付与方法、伝送装置及び伝送システム管理装置
JPH11177495A (ja) * 1997-12-15 1999-07-02 Fujitsu Ltd 監視制御方式
US6230274B1 (en) * 1998-11-03 2001-05-08 Intel Corporation Method and apparatus for restoring a memory device channel when exiting a low power state
US7788553B2 (en) * 2000-01-06 2010-08-31 Super Talent Electronics, Inc. Mass production testing of USB flash cards with various flash memory cells
US6820148B1 (en) 2000-08-17 2004-11-16 Sandisk Corporation Multiple removable non-volatile memory cards serially communicating with a host
JP3916953B2 (ja) * 2001-12-28 2007-05-23 日本テキサス・インスツルメンツ株式会社 可変時分割多重伝送システム
TWI261788B (en) * 2002-08-09 2006-09-11 Carry Computer Eng Co Ltd Small-form-factor memory card interface (II) having multi-functional communication interface, formatter and format converter
DE10261174B3 (de) * 2002-12-20 2004-06-17 Daimlerchrysler Ag Automatische Adressierung auf Bussystemen
JP2005277978A (ja) * 2004-03-26 2005-10-06 Matsushita Electric Ind Co Ltd 識別番号自動設定方法及び識別番号自動設定装置
US7492763B1 (en) * 2004-07-16 2009-02-17 Applied Micro Circuits Corporation User-specified key creation from attributes independent of encapsulation type
US20070076502A1 (en) * 2005-09-30 2007-04-05 Pyeon Hong B Daisy chain cascading devices
US8364861B2 (en) * 2006-03-28 2013-01-29 Mosaid Technologies Incorporated Asynchronous ID generation
KR100843707B1 (ko) * 2006-05-11 2008-07-04 삼성전자주식회사 데이터 입/출력포트를 갖는 반도체 메모리 장치, 이를이용한 메모리 모듈 및 메모리 시스템
US8700818B2 (en) * 2006-09-29 2014-04-15 Mosaid Technologies Incorporated Packet based ID generation for serially interconnected devices
US7925854B2 (en) * 2006-12-06 2011-04-12 Mosaid Technologies Incorporated System and method of operating memory devices of mixed type
US8984249B2 (en) * 2006-12-20 2015-03-17 Novachips Canada Inc. ID generation apparatus and method for serially interconnected devices
US8010710B2 (en) * 2007-02-13 2011-08-30 Mosaid Technologies Incorporated Apparatus and method for identifying device type of serially interconnected devices
JP2009026296A (ja) 2007-06-21 2009-02-05 Toshiba Corp 電子デバイス、メモリデバイス、ホスト装置
WO2009027802A1 (en) 2007-08-28 2009-03-05 Nokia Corporation Method for bus testing and addressing in mass memory components
JP4692599B2 (ja) 2008-09-19 2011-06-01 日本テキサス・インスツルメンツ株式会社 可変時分割多重伝送システム
US20100169535A1 (en) * 2008-12-30 2010-07-01 Celio Technology Corporation Data stream management
US8392614B2 (en) * 2009-07-27 2013-03-05 Sandisk Il Ltd. Device identifier selection
JP5150591B2 (ja) * 2009-09-24 2013-02-20 株式会社東芝 半導体装置及びホスト機器

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1190838A (zh) * 1997-02-14 1998-08-19 佳能株式会社 数据通信设备和方法
US20030128702A1 (en) * 2001-12-28 2003-07-10 Masahito Satoh Communication method and apparatus for assigning device identifier
CN1459958A (zh) * 2002-05-23 2003-12-03 三星电子株式会社 联网方法和装置
CN1308855C (zh) * 2004-03-18 2007-04-04 联想(北京)有限公司 在嵌入式系统中分配硬件地址的装置和方法
CN101449251A (zh) * 2006-05-23 2009-06-03 莫塞德技术公司 用于为串行互连设备建立设备标识符的装置和方法

Also Published As

Publication number Publication date
EP2482195B1 (en) 2017-10-25
KR101343646B1 (ko) 2013-12-20
TWI474168B (zh) 2015-02-21
EP2482195A1 (en) 2012-08-01
TWI542996B (zh) 2016-07-21
EP2482195A4 (en) 2014-04-23
JP2011090349A (ja) 2011-05-06
WO2011037168A1 (ja) 2011-03-31
KR20120054051A (ko) 2012-05-29
CN107092572A (zh) 2017-08-25
TW201124841A (en) 2011-07-16
USRE49424E1 (en) 2023-02-21
CN107092572B (zh) 2020-12-29
TW201514698A (zh) 2015-04-16
JP5150591B2 (ja) 2013-02-20
US9146866B2 (en) 2015-09-29
USRE50685E1 (en) 2025-12-02
USRE48514E1 (en) 2021-04-13
US20120177050A1 (en) 2012-07-12
USRE47290E1 (en) 2019-03-12

Similar Documents

Publication Publication Date Title
CN107092572B (zh) 半导体装置及主机设备
TWI410808B (zh) 電腦平台上之統一的連接器架構之實施系統、裝置及方法
DE112013007751B3 (de) Hochleistungs-Zusammenschaltungs-Bitübertragungsschicht
US20070180310A1 (en) Multi-core architecture with hardware messaging
WO2017063577A1 (zh) 一种光模块的固件升级方法及装置
US8190805B2 (en) Information processing apparatus and method for reconfiguring the information processing apparatus
CN115687233B (zh) 通信方法、装置、设备及计算机可读存储介质
CN110704350A (zh) 一种资源管理方法、装置及电子设备和存储介质
JP5307151B2 (ja) リンクに基づくシステムにおけるシステムルーティング情報の変更
CN101872308A (zh) 内存条控制系统及其控制方法
CN1771491A (zh) 计算机系统结构与广播消息的配置及描述
CN107220194A (zh) 一种多路服务器的分区配置方法、装置及多路服务器
CN102081526B (zh) 基本输入/输出系统架构
CN102043644B (zh) 一种线卡主程序的升级方法及装置
CN108108314A (zh) 交换器系统
CN101950276B (zh) 一种存储器访问装置及其程序执行方法
JP2002024081A (ja) 半導体集積回路装置
JP4723334B2 (ja) Ｄｍａ転送システム
TWI526842B (zh) 應用於ｘ８６系統之訊號寫入之控制與切換模組
JP2002007319A (ja) データ転送方法および装置
TW201821999A (zh) 交換器系統
HK40081296A (en) Communication method, device, apparatus and computer-readable storage medium
TW200834410A (en) Data processing systems and methods
JP2006031462A (ja) プログラム変更方法、プログラマブルコントローラおよびプログラム編集装置。
CN108132908A (zh) 并行计算机系统

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20120530

RJ01 Rejection of invention patent application after publication