CN102457271B - 延迟锁定环和包括所述延迟锁定环的集成电路 - Google Patents
延迟锁定环和包括所述延迟锁定环的集成电路 Download PDFInfo
- Publication number
- CN102457271B CN102457271B CN201110080053.5A CN201110080053A CN102457271B CN 102457271 B CN102457271 B CN 102457271B CN 201110080053 A CN201110080053 A CN 201110080053A CN 102457271 B CN102457271 B CN 102457271B
- Authority
- CN
- China
- Prior art keywords
- delay
- clock
- unit
- frequency
- path
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000003111 delayed effect Effects 0.000 claims description 5
- 230000001934 delay Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 32
- 238000000034 method Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 240000001439 Opuntia Species 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
Landscapes
- Pulse Circuits (AREA)
- Dram (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims (19)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2010-0105440 | 2010-10-27 | ||
KR1020100105440A KR20120044061A (ko) | 2010-10-27 | 2010-10-27 | 지연고정루프 및 이를 포함하는 집적회로 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102457271A CN102457271A (zh) | 2012-05-16 |
CN102457271B true CN102457271B (zh) | 2016-03-02 |
Family
ID=45996024
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201110080053.5A Active CN102457271B (zh) | 2010-10-27 | 2011-03-31 | 延迟锁定环和包括所述延迟锁定环的集成电路 |
Country Status (4)
Country | Link |
---|---|
US (1) | US8258840B2 (zh) |
KR (1) | KR20120044061A (zh) |
CN (1) | CN102457271B (zh) |
TW (1) | TWI536741B (zh) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101985457B1 (ko) * | 2012-08-28 | 2019-06-04 | 에스케이하이닉스 주식회사 | 반도체 장치 |
KR101382500B1 (ko) * | 2013-01-18 | 2014-04-10 | 연세대학교 산학협력단 | 지연 고정 회로 및 클록 생성 방법 |
KR101724365B1 (ko) * | 2016-02-16 | 2017-04-07 | 울산과학기술원 | 복제 딜레이 셀을 이용한 인젝션 락킹 클락 체배 장치 및 방법 |
CN105610434B (zh) * | 2016-02-26 | 2018-08-10 | 西安紫光国芯半导体有限公司 | 一种自适应的延迟锁相环 |
US10964363B2 (en) * | 2018-08-14 | 2021-03-30 | Mediatek Inc. | Delay tracking method and memory system |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5796673A (en) * | 1994-10-06 | 1998-08-18 | Mosaid Technologies Incorporated | Delay locked loop implementation in a synchronous dynamic random access memory |
CN1700353A (zh) * | 2004-05-17 | 2005-11-23 | 海力士半导体有限公司 | 具有延迟锁定回路的存储设备 |
CN101625888A (zh) * | 2008-07-10 | 2010-01-13 | 海力士半导体有限公司 | 半导体存储装置及其操作方法 |
CN101741378A (zh) * | 2008-11-11 | 2010-06-16 | 海力士半导体有限公司 | 延迟锁定环电路及其更新方法与该电路中的更新控制装置 |
US20100213991A1 (en) * | 2009-02-26 | 2010-08-26 | Kabushiki Kaisha Toshiba | Delay-locked loop circuit and method for synchronization by delay-locked loop |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100516742B1 (ko) | 2001-12-28 | 2005-09-22 | 주식회사 하이닉스반도체 | 클럭 동기 장치 |
KR20100045186A (ko) | 2008-10-23 | 2010-05-03 | 삼성전자주식회사 | 광대역의 지연고정루프회로 |
-
2010
- 2010-10-27 KR KR1020100105440A patent/KR20120044061A/ko not_active Application Discontinuation
- 2010-12-29 US US12/980,880 patent/US8258840B2/en active Active
-
2011
- 2011-01-31 TW TW100103786A patent/TWI536741B/zh not_active IP Right Cessation
- 2011-03-31 CN CN201110080053.5A patent/CN102457271B/zh active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5796673A (en) * | 1994-10-06 | 1998-08-18 | Mosaid Technologies Incorporated | Delay locked loop implementation in a synchronous dynamic random access memory |
CN1700353A (zh) * | 2004-05-17 | 2005-11-23 | 海力士半导体有限公司 | 具有延迟锁定回路的存储设备 |
CN101625888A (zh) * | 2008-07-10 | 2010-01-13 | 海力士半导体有限公司 | 半导体存储装置及其操作方法 |
CN101741378A (zh) * | 2008-11-11 | 2010-06-16 | 海力士半导体有限公司 | 延迟锁定环电路及其更新方法与该电路中的更新控制装置 |
US20100213991A1 (en) * | 2009-02-26 | 2010-08-26 | Kabushiki Kaisha Toshiba | Delay-locked loop circuit and method for synchronization by delay-locked loop |
Also Published As
Publication number | Publication date |
---|---|
CN102457271A (zh) | 2012-05-16 |
US20120105118A1 (en) | 2012-05-03 |
TWI536741B (zh) | 2016-06-01 |
TW201218638A (en) | 2012-05-01 |
KR20120044061A (ko) | 2012-05-07 |
US8258840B2 (en) | 2012-09-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8723569B2 (en) | Signal receiving circuit, memory controller, processor, computer, and phase control method | |
US7161854B2 (en) | Jitter and skew suppressing delay control apparatus | |
US11983031B2 (en) | Drift detection in timing signal forwarded from memory controller to memory device | |
CN203340049U (zh) | 具有细粒度和粗粒度延迟元件的数字控制延迟线和以细粒度增量进行调整的系统 | |
US20110141834A1 (en) | Semiconductor device with ddr memory controller | |
CN102457271B (zh) | 延迟锁定环和包括所述延迟锁定环的集成电路 | |
US8766688B2 (en) | DLL circuit and delay-locked method using the same | |
US8797812B2 (en) | Memory system having delay-locked-loop circuit | |
US20120146702A1 (en) | Phase mixer with adjustable load-to-drive ratio | |
US20180048319A1 (en) | Delay locked loop circuit and integrated circuit including the same | |
US8049544B2 (en) | Delay locked loop circuit | |
US7605624B2 (en) | Delay locked loop (DLL) circuit for generating clock signal for memory device | |
KR20160017254A (ko) | 스큐 보상 회로 및 스큐 보상 회로의 동작 방법 | |
US7804727B2 (en) | Semiconductor device having multiple I/O modes | |
KR100915808B1 (ko) | 지연고정루프 회로의 지연 회로 및 지연 방법 | |
KR100974212B1 (ko) | 주파수에 따라 지연 경로를 달리하는 지연 라인 및 이를이용한 지연고정루프 회로 | |
US7737742B2 (en) | Delay locked loop |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CP03 | Change of name, title or address | ||
CP03 | Change of name, title or address |
Address after: Gyeonggi Do, South Korea Patentee after: Sk Hynix Inc. Country or region after: Republic of Korea Address before: Gyeonggi Do, South Korea Patentee before: HYNIX SEMICONDUCTOR Inc. Country or region before: Republic of Korea |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20240604 Address after: American Texas Patentee after: Mimi IP Co.,Ltd. Country or region after: U.S.A. Address before: Gyeonggi Do, South Korea Patentee before: Sk Hynix Inc. Country or region before: Republic of Korea |