CN102187399A - 使用字线耦合的用于存储器的多趟次编程 - Google Patents
使用字线耦合的用于存储器的多趟次编程 Download PDFInfo
- Publication number
- CN102187399A CN102187399A CN200980141431.7A CN200980141431A CN102187399A CN 102187399 A CN102187399 A CN 102187399A CN 200980141431 A CN200980141431 A CN 200980141431A CN 102187399 A CN102187399 A CN 102187399A
- Authority
- CN
- China
- Prior art keywords
- memory element
- programming
- time
- voltage
- wln
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
- G11C11/5628—Programming or writing circuits; Data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/3454—Arrangements for verifying correct programming or for detecting overprogrammed cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/562—Multilevel memory programming aspects
- G11C2211/5621—Multilevel programming verification
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/564—Miscellaneous aspects
- G11C2211/5648—Multilevel memory programming, reading or erasing operations wherein the order or sequence of the operations is relevant
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Read Only Memory (AREA)
Abstract
Description
Claims (15)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/252,727 US7839687B2 (en) | 2008-10-16 | 2008-10-16 | Multi-pass programming for memory using word line coupling |
US12/252,727 | 2008-10-16 | ||
PCT/US2009/057984 WO2010044993A1 (en) | 2008-10-16 | 2009-09-23 | Multi-pass programming for memory using word line coupling |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102187399A true CN102187399A (zh) | 2011-09-14 |
CN102187399B CN102187399B (zh) | 2013-12-11 |
Family
ID=41314562
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2009801414317A Active CN102187399B (zh) | 2008-10-16 | 2009-09-23 | 使用字线耦合的用于存储器的多趟次编程 |
Country Status (7)
Country | Link |
---|---|
US (1) | US7839687B2 (zh) |
EP (1) | EP2345038B1 (zh) |
JP (1) | JP5396481B2 (zh) |
KR (1) | KR101595045B1 (zh) |
CN (1) | CN102187399B (zh) |
TW (1) | TWI480878B (zh) |
WO (1) | WO2010044993A1 (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103035292A (zh) * | 2011-09-29 | 2013-04-10 | 爱思开海力士有限公司 | 半导体器件及其操作方法 |
CN103177765A (zh) * | 2011-12-21 | 2013-06-26 | 爱思开海力士有限公司 | 半导体存储器件及其操作方法 |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8064252B2 (en) | 2008-11-21 | 2011-11-22 | Micron Technology, Inc. | Multi-pass programming in a memory device |
KR101015758B1 (ko) * | 2009-05-29 | 2011-02-22 | 주식회사 하이닉스반도체 | 불휘발성 메모리 장치 및 이를 이용한 프로그램 동작 방법 |
US8310870B2 (en) * | 2010-08-03 | 2012-11-13 | Sandisk Technologies Inc. | Natural threshold voltage distribution compaction in non-volatile memory |
US8472280B2 (en) * | 2010-12-21 | 2013-06-25 | Sandisk Technologies Inc. | Alternate page by page programming scheme |
KR101798013B1 (ko) * | 2010-12-30 | 2017-11-16 | 삼성전자주식회사 | 비휘발성 메모리 장치의 프로그램 방법 |
US8681562B2 (en) | 2011-01-10 | 2014-03-25 | Micron Technology, Inc. | Memories and methods of programming memories |
US8988942B2 (en) | 2012-07-02 | 2015-03-24 | Sandisk Technologies Inc. | Methods for extending the effective voltage window of a memory cell |
KR20140076128A (ko) * | 2012-12-12 | 2014-06-20 | 에스케이하이닉스 주식회사 | 비휘발성 메모리 장치 및 동작 방법과, 이를 포함하는 데이터 처리 시스템 |
US9047970B2 (en) | 2013-10-28 | 2015-06-02 | Sandisk Technologies Inc. | Word line coupling for deep program-verify, erase-verify and read |
US9251903B2 (en) | 2014-03-13 | 2016-02-02 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and control method thereof |
US9767894B2 (en) | 2014-06-09 | 2017-09-19 | Micron Technology, Inc. | Programming memories with stepped programming pulses |
US9423961B2 (en) | 2014-09-08 | 2016-08-23 | Apple Inc. | Method to enhance programming performance in multilevel NVM devices |
US9548124B1 (en) | 2015-10-14 | 2017-01-17 | Sandisk Technologies Llc | Word line dependent programming in a memory device |
US9711211B2 (en) | 2015-10-29 | 2017-07-18 | Sandisk Technologies Llc | Dynamic threshold voltage compaction for non-volatile memory |
JP6502880B2 (ja) | 2016-03-10 | 2019-04-17 | 東芝メモリ株式会社 | 半導体記憶装置 |
US11238933B2 (en) | 2018-02-26 | 2022-02-01 | Samsung Electronics Co., Ltd. | Non-volatile memory device including a verify circuit to control word and bit line voltages and method of operating the same |
US10510413B1 (en) | 2018-08-07 | 2019-12-17 | Sandisk Technologies Llc | Multi-pass programming with modified pass voltages to tighten threshold voltage distributions |
US10937512B2 (en) | 2019-01-22 | 2021-03-02 | International Business Machines Corporation | Managing programming errors in NAND flash memory |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3210259B2 (ja) * | 1996-04-19 | 2001-09-17 | 株式会社東芝 | 半導体記憶装置及び記憶システム |
US6134140A (en) * | 1997-05-14 | 2000-10-17 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device with soft-programming to adjust erased state of memory cells |
JPH11163173A (ja) * | 1997-09-26 | 1999-06-18 | Sony Corp | 不揮発性半導体記憶装置と、その読み出し方法、及び書き込み方法 |
JP3886673B2 (ja) * | 1999-08-06 | 2007-02-28 | 株式会社東芝 | 不揮発性半導体記憶装置 |
KR100463194B1 (ko) * | 2001-02-16 | 2004-12-23 | 삼성전자주식회사 | 낸드형 플래쉬 메모리 장치의 프로그램 방법 |
US6522580B2 (en) * | 2001-06-27 | 2003-02-18 | Sandisk Corporation | Operating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data states |
US6781877B2 (en) * | 2002-09-06 | 2004-08-24 | Sandisk Corporation | Techniques for reducing effects of coupling between storage elements of adjacent rows of memory cells |
JP3935139B2 (ja) * | 2002-11-29 | 2007-06-20 | 株式会社東芝 | 半導体記憶装置 |
JP4329703B2 (ja) * | 2005-02-16 | 2009-09-09 | セイコーエプソン株式会社 | 照明装置、電気光学装置、電子機器 |
US7196928B2 (en) * | 2005-04-05 | 2007-03-27 | Sandisk Corporation | Compensating for coupling during read operations of non-volatile memory |
US7196946B2 (en) * | 2005-04-05 | 2007-03-27 | Sandisk Corporation | Compensating for coupling in non-volatile storage |
ITRM20050310A1 (it) * | 2005-06-15 | 2006-12-16 | Micron Technology Inc | Convergenza a programmazione selettiva lenta in un dispositivo di memoria flash. |
KR100691379B1 (ko) * | 2005-06-24 | 2007-03-09 | 삼성전자주식회사 | 프로그램 동작 안정성이 향상된 불휘발성 반도체 메모리장치 및 이에 대한 프로그램 구동방법 |
US7355889B2 (en) * | 2005-12-19 | 2008-04-08 | Sandisk Corporation | Method for programming non-volatile memory with reduced program disturb using modified pass voltages |
US7447094B2 (en) * | 2005-12-29 | 2008-11-04 | Sandisk Corporation | Method for power-saving multi-pass sensing in non-volatile memory |
TWI335596B (en) | 2006-06-02 | 2011-01-01 | Sandisk Corp | Method and system for data pattern sensitivity compensation using different voltage |
US7486561B2 (en) * | 2006-06-22 | 2009-02-03 | Sandisk Corporation | Method for non-real time reprogramming of non-volatile memory to achieve tighter distribution of threshold voltages |
US7616506B2 (en) * | 2006-12-28 | 2009-11-10 | Sandisk Corporation | Systems for complete word line look ahead with efficient data latch assignment in non-volatile memory read operations |
US7616505B2 (en) * | 2006-12-28 | 2009-11-10 | Sandisk Corporation | Complete word line look ahead with efficient data latch assignment in non-volatile memory read operations |
US7606070B2 (en) * | 2006-12-29 | 2009-10-20 | Sandisk Corporation | Systems for margined neighbor reading for non-volatile memory read operations including coupling compensation |
US7564715B2 (en) * | 2007-02-20 | 2009-07-21 | Sandisk Corporation | Variable initial program voltage magnitude for non-volatile storage |
US7652929B2 (en) * | 2007-09-17 | 2010-01-26 | Sandisk Corporation | Non-volatile memory and method for biasing adjacent word line for verify during programming |
KR101403337B1 (ko) * | 2008-07-08 | 2014-06-05 | 삼성전자주식회사 | 메모리 장치의 작동 방법 |
US8130552B2 (en) * | 2008-09-11 | 2012-03-06 | Sandisk Technologies Inc. | Multi-pass programming for memory with reduced data storage requirement |
-
2008
- 2008-10-16 US US12/252,727 patent/US7839687B2/en active Active
-
2009
- 2009-09-23 KR KR1020117011139A patent/KR101595045B1/ko active IP Right Grant
- 2009-09-23 EP EP09792882.4A patent/EP2345038B1/en active Active
- 2009-09-23 JP JP2011532124A patent/JP5396481B2/ja not_active Expired - Fee Related
- 2009-09-23 WO PCT/US2009/057984 patent/WO2010044993A1/en active Application Filing
- 2009-09-23 CN CN2009801414317A patent/CN102187399B/zh active Active
- 2009-10-15 TW TW098134975A patent/TWI480878B/zh not_active IP Right Cessation
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103035292A (zh) * | 2011-09-29 | 2013-04-10 | 爱思开海力士有限公司 | 半导体器件及其操作方法 |
CN103177765A (zh) * | 2011-12-21 | 2013-06-26 | 爱思开海力士有限公司 | 半导体存储器件及其操作方法 |
Also Published As
Publication number | Publication date |
---|---|
KR20110084256A (ko) | 2011-07-21 |
US20100097861A1 (en) | 2010-04-22 |
CN102187399B (zh) | 2013-12-11 |
EP2345038B1 (en) | 2016-10-26 |
JP2012506103A (ja) | 2012-03-08 |
TW201032235A (en) | 2010-09-01 |
TWI480878B (zh) | 2015-04-11 |
KR101595045B1 (ko) | 2016-02-17 |
WO2010044993A1 (en) | 2010-04-22 |
EP2345038A1 (en) | 2011-07-20 |
JP5396481B2 (ja) | 2014-01-22 |
US7839687B2 (en) | 2010-11-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102187399B (zh) | 使用字线耦合的用于存储器的多趟次编程 | |
CN102177554B (zh) | 补偿在非易失性存储器中的读操作期间的耦合 | |
CN102160119B (zh) | 非易失性存储器中感测期间的基于数据状态的温度补偿 | |
CN102292775B (zh) | 存储器的适应性擦除和软编程 | |
CN102138181B (zh) | 非易失性存储器以及其操作方法 | |
CN101796590B (zh) | 具有源极偏压全位线感测的非易失性存储器 | |
CN102037516B (zh) | 用于增加非易失性存储器中的沟道升压的增强的位线预充电方案 | |
CN101095199B (zh) | 非易失性存储系统和用于编程非易失性存储器的方法 | |
CN102906820B (zh) | 用同步耦合编程非易失性存储器 | |
CN101796591B (zh) | 使用针对改进感测的不同参考电平的非易失性存储器中的粗略/精细编程验证 | |
CN101006519B (zh) | 非易失性存储器系统及其编程的方法 | |
CN102576568B (zh) | 通过检测自然阈值电压分布预告存储器中的编程干扰 | |
CN102077298B (zh) | 在非易失性存储器中的读取干扰减轻 | |
CN102150216B (zh) | 具有降低的数据存储要求的存储器的多遍编程 | |
CN102057439B (zh) | 使用下拉到调压的源极电压以移除系统噪声的非易失性存储器中的感测 | |
CN102985976B (zh) | 包括减小其他存储单元的影响的对非易失性存储器的编程 | |
CN101779247B (zh) | 在非易失性存储器中的读取操作期间减小功耗 | |
CN103814408A (zh) | 用于非易失性存储器的部分编程块的读取补偿 | |
CN107112047A (zh) | 用于在非易失性存储器中区块编程的部分区块擦除 | |
CN102549673A (zh) | 用较小通道电压干扰和浮栅极到控制栅极泄漏对存储器编程 | |
CN102576567A (zh) | 用于非易失性存储器中的增强沟道升压的减小的编程脉宽 | |
CN101405812A (zh) | 编程不同大小的容限及在选择状态下使用补偿进行感测以改进非易失性存储器中的读取操作 | |
CN102160118A (zh) | 非易失性存储器阵列的最后字线的数据保持的改进 | |
CN105190763A (zh) | 在编程期间降低非易失性存储装置的nand串选择栅极电压 | |
CN102099867A (zh) | 非易失性存储器的擦除-验证处理 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: SANDISK CORPORATION Free format text: FORMER OWNER: SANDISK CORP. Effective date: 20120629 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; TO: 75024 |
|
TA01 | Transfer of patent application right |
Effective date of registration: 20120629 Address after: Seventy-five thousand and twenty-four Texas Plano Parkway north of Dallas No. 6900 legacy Town Center Applicant after: Sandisk Corp. Address before: American California Applicant before: Sandisk Corp. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C56 | Change in the name or address of the patentee | ||
CP03 | Change of name, title or address |
Address after: texas Patentee after: DELPHI INT OPERATIONS LUX SRL Address before: Texas Plano Parkway north of Dallas No. 6900 legacy Town Center Patentee before: Sandisk Corp. |