CN102082216A - Light emitting diode chip and manufacturing method thereof - Google Patents
Light emitting diode chip and manufacturing method thereof Download PDFInfo
- Publication number
- CN102082216A CN102082216A CN 200910199405 CN200910199405A CN102082216A CN 102082216 A CN102082216 A CN 102082216A CN 200910199405 CN200910199405 CN 200910199405 CN 200910199405 A CN200910199405 A CN 200910199405A CN 102082216 A CN102082216 A CN 102082216A
- Authority
- CN
- China
- Prior art keywords
- layer
- emitting diode
- light
- diode chip
- backlight unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 20
- 238000000034 method Methods 0.000 claims abstract description 37
- 229910052751 metal Inorganic materials 0.000 claims abstract description 36
- 239000002184 metal Substances 0.000 claims abstract description 36
- 239000000758 substrate Substances 0.000 claims abstract description 31
- 238000005566 electron beam evaporation Methods 0.000 claims abstract description 10
- 238000000576 coating method Methods 0.000 claims abstract description 9
- 239000010410 layer Substances 0.000 claims description 159
- 239000004065 semiconductor Substances 0.000 claims description 56
- 229910004298 SiO 2 Inorganic materials 0.000 claims description 28
- 239000002131 composite material Substances 0.000 claims description 24
- 238000010276 construction Methods 0.000 claims description 24
- 229910052594 sapphire Inorganic materials 0.000 claims description 20
- 239000010980 sapphire Substances 0.000 claims description 20
- 238000002360 preparation method Methods 0.000 claims description 15
- 238000007747 plating Methods 0.000 claims description 14
- 239000011241 protective layer Substances 0.000 claims description 11
- 239000011248 coating agent Substances 0.000 claims description 8
- 229910052804 chromium Inorganic materials 0.000 claims description 6
- 229910052719 titanium Inorganic materials 0.000 claims description 6
- 238000005498 polishing Methods 0.000 claims description 5
- 229910052737 gold Inorganic materials 0.000 claims description 4
- 238000000227 grinding Methods 0.000 claims description 2
- 238000005516 engineering process Methods 0.000 abstract description 16
- 238000004544 sputter deposition Methods 0.000 abstract description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract 4
- 150000001875 compounds Chemical group 0.000 abstract 3
- 229910052681 coesite Inorganic materials 0.000 abstract 2
- 229910052906 cristobalite Inorganic materials 0.000 abstract 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 abstract 2
- 239000000377 silicon dioxide Substances 0.000 abstract 2
- 235000012239 silicon dioxide Nutrition 0.000 abstract 2
- 229910052682 stishovite Inorganic materials 0.000 abstract 2
- 229910052905 tridymite Inorganic materials 0.000 abstract 2
- 238000000605 extraction Methods 0.000 description 7
- 239000000463 material Substances 0.000 description 6
- 150000004767 nitrides Chemical class 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 238000001704 evaporation Methods 0.000 description 4
- 230000008020 evaporation Effects 0.000 description 4
- 238000002474 experimental method Methods 0.000 description 4
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 238000001451 molecular beam epitaxy Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000002310 reflectometry Methods 0.000 description 2
- 238000010521 absorption reaction Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000005253 cladding Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000003792 electrolyte Substances 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 239000004744 fabric Substances 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 229910000765 intermetallic Inorganic materials 0.000 description 1
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 1
- 238000001259 photo etching Methods 0.000 description 1
- 239000004038 photonic crystal Substances 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000002269 spontaneous effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000003466 welding Methods 0.000 description 1
Images
Landscapes
- Led Devices (AREA)
Abstract
The invention discloses a light emitting diode chip and a manufacturing method thereof, wherein the light emitting diode chip is characterized in that a reflecting mirror of a compound structure is prepared at the back surface of a substrate; the reflecting mirror of the compound structure is provided with a dielectric layer with the refractive index of 1.1-1.6, an Al film layer and a secondary metal layer sequentially from the substrate till the downward; and the secondary metal layer is preferably an Ag frilm layer, and the reflecting mirror can be prepared by using or employing] a coating method, a PECVD (plasma enhanced chemical vapor deposition) method, an electron beam evaporation method or a sputtering method. According to the invention, because the reflecting mirror of a SiO2/ Al/ Ag compound structure is adopted, the problem that Ag has high possibility of falling off as Ag is directly plated on SiO2 is solved, and the metal cluster phenomenon has high possibility of occurring as the Ag membranous layer is heated in a subsequent wire bonding technology is overcome, thus the light emergent efficiency of the chip is improved by more than 25%.
Description
Technical field
The present invention relates to light-emitting diode chip for backlight unit and manufacture method thereof, refer in particular at chip back and be coated with speculum, can improve the light-emitting diode chip for backlight unit and the manufacture method thereof of chip light-emitting efficiency.
Background technology
Light-emitting diode has that volume is little, efficient is high and advantage such as the life-span is long, has a wide range of applications in fields such as traffic indication, outdoor panchromatic demonstrations.Especially utilize large-power light-emitting diodes may realize semiconductor solid lighting, cause the revolution of human illumination history, thereby become the research focus of present person in electronics gradually.
Usually the chip of light-emitting diode is for having stacked gradually the structure of n type semiconductor layer, active layer, p type semiconductor layer on substrates such as sapphire.In addition, on the p type semiconductor layer, dispose the p electrode, on the n type semiconductor layer, dispose the n electrode, as shown in Figure 1.
In order to obtain the LED of high brightness, crucial internal quantum efficiency and the external quantum efficiency that needs to improve device, and the chip light extraction efficiency is the principal element of limiting device external quantum efficiency, main cause is that the refractive index difference between epitaxial material, backing material and the air is bigger, and the light that causes active area to produce can not be derived chip in the generation total reflection of different refractivity material interface.Proposed the method for several raising chip light extraction efficiencies in the prior art, having comprised: 1) adopted geometric shape, reduce the propagation distance of light, reduce the absorption loss of light at chip internal such as the structural change chip of inverted pyramid etc.; 2) adopt such as structure controls such as resonant cavity or photonic crystal and change spontaneous radiation; 3) adopt method for coarsening surface, make semiconductor and the air interface generation diffusion of light, increase the chance of its projection in alligatoring; 4) utilize technological means such as reversing welding technology.Wherein, existing coarsening technique is only at N type semiconductor or P type semiconductor surface or avris mostly, and improves luminous efficiency by back side evaporation metal mirror layer.
Very limited by the speculum that simple metal is formed to the lifting of brightness, there is research to adopt by SiO
2The double-decker metallic mirror that thin layer and metallic diaphragm constitute, this double-level-metal speculum makes the light emission rate of LED be improved to a certain extent.Yet, when this speculum of preparation, directly at SiO
2Last metal cladding tends to run into the problem that metal level comes off easily, and is easy to generate the phenomenon of metal cluster in the routing technology of metal level postorder owing to heating, and these problems reduce mirror reflects efficient greatly.
Therefore, how to break through prior art raising light emission rate and become the technical task that those skilled in the art need to be resolved hurrily in fact.
Summary of the invention
The technical problem to be solved in the present invention is to provide a kind of light-emitting diode chip for backlight unit and manufacture method thereof, improves the light extraction efficiency of chip.
In order to solve the problems of the technologies described above, the present invention adopts following technical scheme:
A kind of light-emitting diode chip for backlight unit, comprise Sapphire Substrate successively, semiconductor epitaxial layers, described semiconductor epitaxial layers comprises the n type semiconductor layer at least, be positioned at the active layer on the n type semiconductor layer, and be positioned at p type semiconductor layer on the active layer, on described n type semiconductor layer, be provided with the n electrode, on the p type semiconductor layer, be provided with transparency conducting layer and p electrode, it is characterized in that: the speculum that composite construction is arranged in the substrate back preparation, the speculum of described composite construction is followed successively by dielectric layer downwards from substrate, the Al rete and second metal level, the refractive index of described dielectric layer are 1.1-1.6.
Further, described dielectric layer thickness is
Described Al thicknesses of layers is
Described second metal layer thickness is
Further, described dielectric layer is SiO
2Layer or ITO (indium tin oxide) layer.
Further, described second metal level is the Ag rete.
Preferable, the thickness ratio of described Ag rete and Al rete is greater than 45
As one of preferred version of the present invention, also comprise layer protective layer in the mirror surface of described composite construction, described protective layer is SiO
2, a kind of in Ti, Cr or the Au rete.
The present invention also provides a kind of manufacture method of light-emitting diode chip for backlight unit, may further comprise the steps:
Steps A, prepare semiconductor epitaxial layers on Sapphire Substrate one surface, this layer comprise the n type semiconductor layer at least, be positioned at the active layer on the n type semiconductor layer and be positioned at p type semiconductor layer on the active layer; And make transparency conducting layer and the p electrode be in the n electrode of described n N-type semiconductor N laminar surface and be in described p N-type semiconductor N laminar surface;
Step B, the speculum of composite construction is arranged in sapphire another surface preparation behind grinding and polishing in described Sapphire Substrate, the speculum of described composite construction is followed successively by dielectric layer, Al rete and second metal level downwards from substrate, wherein, the manufacture method of described speculum is: adopt coating, electron beam evaporation plating or PECVD (plasma chemical vapor deposition) technology at another surface preparation one layer thickness of described Sapphire Substrate to be
Dielectric layer, adopt electron beam evaporation plating mode or sputter mode to prepare a layer thickness again to be in described dielectric layer surface
The Al rete, prepare a layer thickness at described Al film surface at last and be
Second metal level.
Further, described second metal level is the Ag rete.
Further, described dielectric layer is SiO
2Layer or ITO layer.
Preferable, when described Ag rete of preparation and Al rete, the thickness ratio that makes them is greater than 45.
Preferable, before step B, also comprise step with another surperficial attenuate of Sapphire Substrate, polishing.
As one of preferred version of the present invention, comprise also after step B and adopt coating, electron beam evaporation plating or pecvd process to prepare layer protective layer that described protective layer is SiO in the mirror surface of described composite construction
2, a kind of in Ti, Cr or the Au rete.
Compared to prior art, beneficial effect of the present invention is:
Light-emitting diode chip for backlight unit provided by the invention and manufacture method thereof prepare the metallic mirror of composite construction at the back side of chip substrate, because metallic mirror has adopted SiO
2The composite construction of/Al/Ag has solved at SiO
2Go up directly plating Ag, the problem that causes Ag very easily to come off, and overcome the Ag rete in the routing technology of postorder because heating is easy to generate the phenomenon of metal cluster, and with respect to cloth formula Bragg mirror (distributed Bragg reflector, DBR), the reflectivity of DBR can be subjected to the influence of incident angle. and the ODR reflectivity is just so not harsh to the requirement of incidence angle, it is all very high 0 °~85 ° scope internal reflection rate, and this speculum technology can be selected electrolyte, the kind of metal is more, and the reflection efficiency of metallic mirror is improved.
Technical scheme provided by the invention can improve the light extraction efficiency of chip integral body by optimizing each thicknesses of layers, makes the brightness of chip and milliwatt number average promote more than 25% than common process chip.
Description of drawings
Fig. 1 is the generalized section of the light-emitting diode chip for backlight unit of routine;
Fig. 2 is the generalized section of light-emitting diode chip for backlight unit of the present invention.
Description of symbols among the figure:
10 Sapphire Substrate
11 dielectric layers
12 Al retes
13 second metal levels
21 n type semiconductor layer
22 active layers
The 23p type semiconductor layer
30 transparency conducting layers
40 n electrodes
50 p electrodes
Embodiment
Further specify concrete implementation step of the present invention below in conjunction with accompanying drawing, for the accompanying drawing that makes things convenient for that illustrates is not proportionally drawn.
Please referring to Fig. 2, a kind of light-emitting diode chip for backlight unit, comprise Sapphire Substrate 10 successively, semiconductor epitaxial layers, described semiconductor epitaxial layers comprises n type semiconductor layer 21 at least, be positioned at the active layer 22 on the n type semiconductor layer 21, and be positioned at p type semiconductor layer 23 on the active layer 22, on described n type semiconductor layer 21, be provided with n electrode 40, on p type semiconductor layer 23, be provided with transparency conducting layer 30 (ITO layer or Ni/Au layer) and p electrode 50, it is characterized in that: prepare the speculum that composite construction is arranged at substrate 10 back sides, the speculum of described composite construction is followed successively by dielectric layer 11 downwards from substrate, the Al rete 12 and second metal level 13.Described dielectric layer thickness is
Described Al thicknesses of layers is
Described second metal layer thickness is
Wherein, the material of described second metal level 13 can be metal A g, the Au etc. of complex refractivity index, and in the present embodiment, described second metal level 13 is preferably the Ag rete, and thickness is
Described dielectric layer 11 can adopt SiO
2, ITO or other low-refractions dielectric substance, the scope of its refractive index should be 1.1-1.6.In the present embodiment, dielectric layer 11 is preferably SiO
2Layer, its thickness is
The thickness of described Al rete 12 is preferably
Wherein, the chip that performance is preferable, the thickness ratio of described Ag rete 13 and Al rete 12 is greater than 45.
As preferred version of the present invention, can also add layer protective layer on the surface of the speculum of described composite construction, as SiO
2Or other are difficult for the metal level (as Ti, Cr or Au or the like) of oxidation, can be used for preventing mirror layer scuffing, oxidation or coming off.
The method of making above-mentioned light-emitting diode chip for backlight unit may further comprise the steps:
Steps A, prepare semiconductor layer on Sapphire Substrate 10 1 surfaces, this layer comprises n type semiconductor layer 21, active layer 22, p type semiconductor layer 23 at least.
Wherein, during the preparation semiconductor layer, can adopt sputtering method, evaporation, chemical vapour deposition technique (CVD), plasma chemical vapor deposition (PECVD), metallic compound vapour deposition process (MOCVD), molecular beam epitaxy methods such as (MBE).Present embodiment is preferably and utilizes organic metal gas phase deposition technology growing n-type nitride semiconductor layer 21, active layer 22 (being the luminous zone), p type nitride semiconductor layer 23 successively on Sapphire Substrate 10.Described n type nitride semiconductor layer 21 is n type gallium nitride (GaN) layer, and described p type nitride semiconductor layer 23 is p type gallium nitride (GaN) layer.
Then, make transparency conducting layer 30 and the p electrode 50 that is in the n electrode 40 on described n type semiconductor layer 21 surfaces and is in described p type semiconductor layer 23 surfaces.Be specially, utilize coating technique, can utilize sputtering method, evaporation etc., plating layer of transparent conductive layer 30 on described p type semiconductor layer 23.Described transparency conducting layer 30 is electrically conducting transparent such as ITO, Ni/Au and can forms the material that good ohmic contact with the P layer, is preferably the ITO layer.Utilize photoetching and evaporation coating technique, preparation n electrode 40 on n type nitride semiconductor layer 21, preparation p electrode 50 on p type nitride semiconductor layer 23.
In addition, can also utilize plasma chemical vapor deposition technique, prepare diaphragm at the structure upper surface of steps A gained.The diaphragm material is SiO
2, only expose n electrode 40 and p electrode 50.
Step B, the speculum of composite construction is arranged in another surface preparation of described Sapphire Substrate 10, the speculum of described composite construction is followed successively by dielectric layer 11, Al rete 12 and second metal level 13 downwards from substrate 10, wherein, the manufacture method of described speculum is: adopt coating, electron beam evaporation plating or pecvd process at another surface of described Sapphire Substrate 10 (being substrate back) growth one layer thickness to be
Dielectric layer 11, adopt electron beam evaporation plating mode or sputter mode to be again at described dielectric layer 11 surface preparation one layer thickness
Al rete 12, at described Al rete 12 surface preparation one layer thickness be at last
Second metal level 13.
Described dielectric layer 11 is SiO
2Layer or ITO layer, in the present embodiment, dielectric layer 11 is preferably SiO
2Layer, its thickness is
The thickness of described Al rete 12 is preferably
When preparation described Ag rete 13 and Al rete 12, adjust their thickness, make the light-emitting diode chip for backlight unit that thickness can be better than greater than 45 availables.
Preferable, before step B, also comprise step with Sapphire Substrate 10 another surperficial attenuates, polishing.
The structure that obtains at last can obtain the higher light-emitting diode of light emission rate through subsequent techniques such as cutting, encapsulation.
In addition, can also adopt technologies such as coating, electron beam evaporation plating or PECVD to prepare layer protective layer in the mirror surface of described composite construction after step B, described protective layer is SiO
2, Ti, Cr or Au rete.
Other process conditions that relate among the present invention are the common process condition, belong to the category that those skilled in the art are familiar with, and do not repeat them here.
Light-emitting diode chip for backlight unit provided by the invention is owing to adopted SiO
2The speculum of the composite construction of/Al/Ag has solved at SiO
2Go up directly plating Ag, the problem that causes Ag very easily to come off, and overcome the Ag rete in the routing technology of postorder owing to heat the phenomenon that is easy to generate metal cluster, the light extraction efficiency of chip is improved.Following table is contrast experiment's data of speculum technology of the present invention and existing speculum technology:
Contrast experiment's data of table 1 speculum technology of the present invention and existing speculum technology
Back of the body plating speculum technology | Voltage (v) | Wavelength (nm) | Luminous power (mw) |
Ti/Al | 3.33 | 461 | 88.9 |
SiO 2/Al | 3.32 | 462.46 | 190.6 |
SiO 2/Al/Ag | 3.29 | 461.28 | 210.1 |
By table 1 as seen, back of the body plating speculum adopts SiO of the present invention
2During/Al/Ag composite construction, light extraction efficiency promotes more than 25% than common process chip.
Because described SiO
2/ Al/Ag composite construction speculum, its each thicknesses of layers also has bigger influence to the light extraction efficiency of chip, and the present invention optimizes its each layer thickness by a large amount of experiments.Experimental data in the table 2 has provided the influence of each layer thickness of speculum to chip light-emitting efficiency:
Table 2 SiO
2Each rete of/Al/Ag composite construction speculum adopts contrast experiment's data of different-thickness
The foregoing description is the unrestricted technical scheme of the present invention in order to explanation only.Any technical scheme that does not break away from spirit and scope of the invention all should be encompassed in the middle of the patent claim of the present invention.
Claims (16)
1. light-emitting diode chip for backlight unit, comprise Sapphire Substrate successively, semiconductor epitaxial layers, described semiconductor epitaxial layers comprises the n type semiconductor layer at least, be positioned at the active layer on the n type semiconductor layer, and be positioned at p type semiconductor layer on the active layer, on described n type semiconductor layer, be provided with the n electrode, on the p type semiconductor layer, be provided with transparency conducting layer and p electrode, it is characterized in that: the speculum that composite construction is arranged in the substrate back preparation, the speculum of described composite construction is followed successively by dielectric layer downwards from substrate, the Al rete and second metal level, the refractive index of described dielectric layer are 1.1-1.6.
3. light-emitting diode chip for backlight unit according to claim 1 is characterized in that: described dielectric layer is SiO
2Layer or ITO layer.
5. light-emitting diode chip for backlight unit according to claim 1 is characterized in that: described second metal level is the Ag rete.
7. according to claim 5 or 6 described light-emitting diode chip for backlight unit, it is characterized in that: the thickness ratio of described Ag rete and Al rete is greater than 45.
8. light-emitting diode chip for backlight unit according to claim 1 is characterized in that: the mirror surface at described composite construction also comprises layer protective layer, and described protective layer is SiO
2, a kind of in the rete such as Ti, Cr or Au.
9. the manufacture method of a light-emitting diode chip for backlight unit is characterized in that, this method may further comprise the steps:
Steps A, prepare semiconductor epitaxial layers on Sapphire Substrate one surface, this layer comprise the n type semiconductor layer at least, be positioned at the active layer on the n type semiconductor layer and be positioned at p type semiconductor layer on the active layer; And make transparency conducting layer and the p electrode be in the n electrode of described n N-type semiconductor N laminar surface and be in described p N-type semiconductor N laminar surface;
Step B, the speculum of composite construction is arranged in sapphire another surface preparation behind grinding and polishing in described Sapphire Substrate, the speculum of described composite construction is followed successively by dielectric layer, Al rete and second metal level downwards from substrate, wherein, the manufacture method of described speculum is: adopt coating, electron beam evaporation plating or pecvd process at another surface preparation one layer thickness of described Sapphire Substrate to be
Dielectric layer, adopt electron beam evaporation plating mode or sputter mode to prepare a layer thickness again to be in described dielectric layer surface
The Al rete, prepare a layer thickness at described Al film surface at last and be
Second metal level.
10. according to the manufacture method of the light-emitting diode chip for backlight unit described in the claim 9, it is characterized in that: described second metal level is the Ag rete.
12. the manufacture method according to the light-emitting diode chip for backlight unit described in the claim 9 is characterized in that: described dielectric layer is SiO
2Layer or ITO layer.
14. the manufacture method according to the light-emitting diode chip for backlight unit described in the claim 10 is characterized in that: the thickness ratio of described Ag rete and Al rete is greater than 45.
15. the manufacture method according to the light-emitting diode chip for backlight unit described in the claim 9 is characterized in that: before step B, also comprise step with another surperficial attenuate of Sapphire Substrate, polishing.
16. manufacture method according to the light-emitting diode chip for backlight unit described in the claim 9; it is characterized in that: also comprise after step B and adopt coating, electron beam evaporation plating or pecvd process to prepare layer protective layer in the mirror surface of described composite construction, described protective layer is SiO
2, a kind of in the rete such as Ti, Cr or Au.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 200910199405 CN102082216B (en) | 2009-11-26 | 2009-11-26 | Light emitting diode chip and manufacturing method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 200910199405 CN102082216B (en) | 2009-11-26 | 2009-11-26 | Light emitting diode chip and manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102082216A true CN102082216A (en) | 2011-06-01 |
CN102082216B CN102082216B (en) | 2013-04-24 |
Family
ID=44088060
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 200910199405 Expired - Fee Related CN102082216B (en) | 2009-11-26 | 2009-11-26 | Light emitting diode chip and manufacturing method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102082216B (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102664220A (en) * | 2012-05-15 | 2012-09-12 | 湘能华磊光电股份有限公司 | Cutting method of LED (light-emitting diode) wafer and protection plate used by cutting method |
CN105039922A (en) * | 2015-06-17 | 2015-11-11 | 蓝思科技(长沙)有限公司 | Sapphire substrate with colors and preparing method thereof |
CN106252477A (en) * | 2016-10-31 | 2016-12-21 | 江苏新广联半导体有限公司 | The flip LED chips structure of a kind of compound completely reflecting mirror and manufacture method |
CN108134005A (en) * | 2017-12-13 | 2018-06-08 | 华灿光电(浙江)有限公司 | Light emitting diode chip and preparation method thereof |
CN108807624A (en) * | 2018-06-15 | 2018-11-13 | 佛山市国星半导体技术有限公司 | A kind of packed LED chip and preparation method thereof |
CN110350061A (en) * | 2019-07-10 | 2019-10-18 | 佛山市国星半导体技术有限公司 | A kind of LED chip, packaging and packaging method exempted from packaging plastic |
CN110491981A (en) * | 2019-08-14 | 2019-11-22 | 佛山市国星半导体技术有限公司 | A kind of high-power flip LED chips and preparation method thereof |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1185720C (en) * | 2001-03-05 | 2005-01-19 | 全新光电科技股份有限公司 | LED with substrate coated with metallic reflection film and its preparing process |
CN2665934Y (en) * | 2003-09-25 | 2004-12-22 | 洪瑞华 | High-brightness LED with reflection mirror on electroplated substrate |
CN101355118A (en) * | 2007-07-25 | 2009-01-28 | 中国科学院半导体研究所 | Method for preparing GaN power type LED using optical compound film as electrode |
CN101567414B (en) * | 2009-06-04 | 2012-07-25 | 上海蓝光科技有限公司 | Light-emitting diode chip and manufacturing method thereof |
-
2009
- 2009-11-26 CN CN 200910199405 patent/CN102082216B/en not_active Expired - Fee Related
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102664220A (en) * | 2012-05-15 | 2012-09-12 | 湘能华磊光电股份有限公司 | Cutting method of LED (light-emitting diode) wafer and protection plate used by cutting method |
CN102664220B (en) * | 2012-05-15 | 2014-12-17 | 湘能华磊光电股份有限公司 | Cutting method of LED (light-emitting diode) wafer and protection plate used by cutting method |
CN105039922A (en) * | 2015-06-17 | 2015-11-11 | 蓝思科技(长沙)有限公司 | Sapphire substrate with colors and preparing method thereof |
CN105039922B (en) * | 2015-06-17 | 2018-01-30 | 蓝思科技(长沙)有限公司 | A kind of colored sapphire substrate and preparation method thereof |
CN106252477A (en) * | 2016-10-31 | 2016-12-21 | 江苏新广联半导体有限公司 | The flip LED chips structure of a kind of compound completely reflecting mirror and manufacture method |
CN106252477B (en) * | 2016-10-31 | 2018-11-02 | 江苏新广联科技股份有限公司 | A kind of the flip LED chips structure and production method of compound total reflection mirror |
CN108134005A (en) * | 2017-12-13 | 2018-06-08 | 华灿光电(浙江)有限公司 | Light emitting diode chip and preparation method thereof |
CN108134005B (en) * | 2017-12-13 | 2023-12-22 | 华灿光电(浙江)有限公司 | Light-emitting diode chip and preparation method thereof |
CN108807624A (en) * | 2018-06-15 | 2018-11-13 | 佛山市国星半导体技术有限公司 | A kind of packed LED chip and preparation method thereof |
CN110350061A (en) * | 2019-07-10 | 2019-10-18 | 佛山市国星半导体技术有限公司 | A kind of LED chip, packaging and packaging method exempted from packaging plastic |
CN110491981A (en) * | 2019-08-14 | 2019-11-22 | 佛山市国星半导体技术有限公司 | A kind of high-power flip LED chips and preparation method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN102082216B (en) | 2013-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5074458B2 (en) | Light emitting diode and manufacturing method thereof | |
US9178119B2 (en) | Vertical light emitting diodes | |
CN109244197B (en) | Light emitting diode chip with flip structure and preparation method thereof | |
US8497518B2 (en) | Light emitting diode | |
CN102082216B (en) | Light emitting diode chip and manufacturing method thereof | |
US8519430B2 (en) | Optoelectronic device and method for manufacturing the same | |
CN111146321B (en) | LED chip with DBR insulation protection and uniform light emitting performance and manufacturing method thereof | |
CN101872824A (en) | Gallium nitride-based inverted light-emitting diode (LED) with two reflecting layers on lateral surfaces and preparation method thereof | |
WO2012040979A1 (en) | Light emitting device and manufacturing method thereof | |
JPWO2010095531A1 (en) | Semiconductor light emitting diode | |
CN102024898B (en) | LED (light-emitting diode) and manufacturing method thereof | |
CN103117349A (en) | High-light AlGaInP light emitting diode (LED) and manufacturing method thereof | |
CN103367590A (en) | Gallium nitride-based light-emitting diode and production method thereof | |
CN206610823U (en) | Power type gallium nitride based LED chip | |
CN103700749A (en) | Light-emitting diode and manufacturing method thereof | |
CN103489977A (en) | Light-emitting diode with all-dimensional reflecting mirror and corresponding method of light-emitting diode | |
JP7354261B2 (en) | light emitting diode | |
CN112510133A (en) | Light emitting diode chip, light emitting diode and light emitting diode chip preparation method | |
TWI608633B (en) | Light emitting diode device and method for manufacturing the same | |
CN220753460U (en) | LED lamp chip capable of improving light reflection effect | |
CN210325841U (en) | Light emitting diode chip and light emitting diode | |
CN103606604B (en) | A kind of manufacture method of light-emitting diode | |
CN102130250A (en) | Light emitting diode (LED) and manufacturing method thereof | |
CN201898145U (en) | GaN-based light emitting diode | |
CN218602469U (en) | Flip-chip light emitting diode chip |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130424 |