CN101938409B - 数据处理装置和数据处理方法 - Google Patents

数据处理装置和数据处理方法 Download PDF

Info

Publication number
CN101938409B
CN101938409B CN201010215191.5A CN201010215191A CN101938409B CN 101938409 B CN101938409 B CN 101938409B CN 201010215191 A CN201010215191 A CN 201010215191A CN 101938409 B CN101938409 B CN 101938409B
Authority
CN
China
Prior art keywords
grouping
transmission
data processing
module
identifying information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201010215191.5A
Other languages
English (en)
Chinese (zh)
Other versions
CN101938409A (zh
Inventor
坂本伊左雄
石川尚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Publication of CN101938409A publication Critical patent/CN101938409A/zh
Application granted granted Critical
Publication of CN101938409B publication Critical patent/CN101938409B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/102—Packet switching elements characterised by the switching fabric construction using shared medium, e.g. bus or ring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Multi Processors (AREA)
  • Advance Control (AREA)
  • Hardware Redundancy (AREA)
CN201010215191.5A 2009-06-29 2010-06-24 数据处理装置和数据处理方法 Active CN101938409B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2009153314A JP5460143B2 (ja) 2009-06-29 2009-06-29 データ処理装置、データ処理方法およびプログラム
JP2009-153314 2009-06-29

Publications (2)

Publication Number Publication Date
CN101938409A CN101938409A (zh) 2011-01-05
CN101938409B true CN101938409B (zh) 2015-07-29

Family

ID=43380669

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010215191.5A Active CN101938409B (zh) 2009-06-29 2010-06-24 数据处理装置和数据处理方法

Country Status (4)

Country Link
US (1) US8799536B2 (enExample)
EP (1) EP2312457B1 (enExample)
JP (1) JP5460143B2 (enExample)
CN (1) CN101938409B (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5600492B2 (ja) * 2010-06-28 2014-10-01 キヤノン株式会社 データ処理装置、データ処理方法、制御装置、制御方法およびプログラム
TWI433507B (zh) * 2011-08-09 2014-04-01 Nat Univ Tsing Hua 環狀網路及其建構方法
US8793442B2 (en) * 2012-02-08 2014-07-29 International Business Machines Corporation Forward progress mechanism for stores in the presence of load contention in a system favoring loads
JP6481427B2 (ja) * 2015-03-10 2019-03-13 富士通株式会社 演算処理装置，情報処理装置，及び情報処理装置の制御方法
US10387081B2 (en) * 2017-03-24 2019-08-20 Western Digital Technologies, Inc. System and method for processing and arbitrating submission and completion queues
US10725835B2 (en) 2017-05-03 2020-07-28 Western Digital Technologies, Inc. System and method for speculative execution of commands using a controller memory buffer
US10509569B2 (en) 2017-03-24 2019-12-17 Western Digital Technologies, Inc. System and method for adaptive command fetch aggregation
US10466904B2 (en) 2017-03-24 2019-11-05 Western Digital Technologies, Inc. System and method for processing and arbitrating submission and completion queues
US10452278B2 (en) 2017-03-24 2019-10-22 Western Digital Technologies, Inc. System and method for adaptive early completion posting using controller memory buffer
US10466903B2 (en) 2017-03-24 2019-11-05 Western Digital Technologies, Inc. System and method for dynamic and adaptive interrupt coalescing
US10296249B2 (en) 2017-05-03 2019-05-21 Western Digital Technologies, Inc. System and method for processing non-contiguous submission and completion queues

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61182161A (ja) * 1985-02-08 1986-08-14 Hitachi Ltd マルチプロセツサ処理方式
JPS63155253A (ja) * 1986-12-18 1988-06-28 Fujitsu Ltd 並列コンピユ−タ通信制御方式
CA1318409C (en) * 1988-10-27 1993-05-25 Dennis L. Debruler Multiprocessor load sharing arrangement
US5155858A (en) * 1988-10-27 1992-10-13 At&T Bell Laboratories Twin-threshold load-sharing system with each processor in a multiprocessor ring adjusting its own assigned task list based on workload threshold
JPH02219165A (ja) * 1989-02-21 1990-08-31 Matsushita Electric Ind Co Ltd データ転送方式
JPH07239835A (ja) * 1994-02-25 1995-09-12 Hitachi Ltd 並列計算機のネットワーク内データ転送制御方式
JPH11167560A (ja) * 1997-12-03 1999-06-22 Nec Corp データ転送システム、このシステムに用いるスイッチング回路、アダプタ及びこのシステムを有する集積回路並びにデータ転送方法
JP2000285081A (ja) * 1999-03-31 2000-10-13 Fuji Xerox Co Ltd ノード間データ通信方法
US6934250B1 (en) * 1999-10-14 2005-08-23 Nokia, Inc. Method and apparatus for an output packet organizer
US20020191601A1 (en) * 2001-06-15 2002-12-19 Alcatel, Societe Anonyme On-chip communication architecture and method
AU2002327187A1 (en) * 2001-07-02 2003-01-21 Globespan Virata Incorporated Communications system using rings architecture
JP2004287811A (ja) * 2003-03-20 2004-10-14 Fujitsu Ltd データ処理回路
US7551561B2 (en) * 2003-05-15 2009-06-23 Panasonic Corporation Packet communication terminal
JP4271987B2 (ja) * 2003-05-15 2009-06-03 パナソニック株式会社 パケット通信端末
US20050138324A1 (en) * 2003-12-19 2005-06-23 International Business Machines Corporation Processing unit having a dual channel bus architecture
JP2006295690A (ja) * 2005-04-13 2006-10-26 Canon Inc 情報処理装置
JP2007316699A (ja) * 2006-05-23 2007-12-06 Olympus Corp データ処理装置
TWI362860B (en) * 2008-06-27 2012-04-21 Realtek Semiconductor Corp Network system with quality of service management and associated management method
JP5460088B2 (ja) * 2009-03-17 2014-04-02 キヤノン株式会社 情報処理装置、情報処理方法およびプログラム
JP5406558B2 (ja) * 2009-02-24 2014-02-05 キヤノン株式会社 データ処理装置、データ処理方法およびプログラム

Also Published As

Publication number Publication date
US20100329261A1 (en) 2010-12-30
EP2312457A3 (en) 2011-11-02
EP2312457B1 (en) 2018-11-14
EP2312457A2 (en) 2011-04-20
JP2011008658A (ja) 2011-01-13
CN101938409A (zh) 2011-01-05
US8799536B2 (en) 2014-08-05
JP5460143B2 (ja) 2014-04-02

Similar Documents

Publication Publication Date Title
CN101938409B (zh) 数据处理装置和数据处理方法
EP1428131B1 (en) Multiple channel interface for communications between devices
CN101546276B (zh) 多核环境下实现中断调度的方法及多核处理器
US9965187B2 (en) Near-memory data reorganization engine
US7752349B2 (en) Apparatus and method for performing DMA data transfer
CN116527439B (zh) 数据通信方法、装置、计算机设备及计算机可读存储介质
US20120084482A1 (en) Semiconductor data processing device and data processing system
JP4777994B2 (ja) マルチコアプロセッサ
CN107204998A (zh) 处理数据的方法和装置
CN104615439A (zh) 一种可重构系统的配置控制器
CN213024387U (zh) 一种基于RapidIO总线的数据冗余传输装置
US20240281399A1 (en) Frame packing using stored templates
CN109952809B (zh) 四元全网状以维度驱动的网络架构
WO1999029071A1 (en) Resource sharing
EP2336897B1 (en) Data processing apparatus, data processing method, and computer-readable storage medium
KR102746968B1 (ko) 신경망 가속 장치 및 그것의 동작 방법
CN112650705A (zh) 路由控制方法及人工智能处理器
CN113868172B (zh) 互连接口
US8045573B2 (en) Bit ordering for packetised serial data transmission on an integrated circuit
JP2005346164A (ja) データ処理装置およびデータ転送制御方法
JP4372110B2 (ja) データ転送回路、それを利用したマルチプロセッサシステム、及びデータ転送方法
CN119292748B (zh) 控制器及处理中断请求的系统
JP2012205142A (ja) データ転送装置、データ転送方法および情報処理装置
US8073992B2 (en) Data transfer device and data transfer method
JP2015022401A (ja) 通信制御装置、通信制御方法及び通信制御システム

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant