CN101772809B - 防止高电压存储干扰的方法和电路 - Google Patents

防止高电压存储干扰的方法和电路 Download PDF

Info

Publication number
CN101772809B
CN101772809B CN200880101808.1A CN200880101808A CN101772809B CN 101772809 B CN101772809 B CN 101772809B CN 200880101808 A CN200880101808 A CN 200880101808A CN 101772809 B CN101772809 B CN 101772809B
Authority
CN
China
Prior art keywords
voltage
oscillator
logic
output
coupled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN200880101808.1A
Other languages
English (en)
Chinese (zh)
Other versions
CN101772809A (zh
Inventor
J·S·朝伊
王彦卓
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of CN101772809A publication Critical patent/CN101772809A/zh
Application granted granted Critical
Publication of CN101772809B publication Critical patent/CN101772809B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/14Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/147Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/14Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/143Detection of memory cassette insertion or removal; Continuity checks of supply or ground lines; Detection of supply variations, interruptions or levels ; Switching between alternative supplies
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/14Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/145Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Read Only Memory (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
CN200880101808.1A 2007-08-03 2008-06-25 防止高电压存储干扰的方法和电路 Active CN101772809B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/833,545 US7724603B2 (en) 2007-08-03 2007-08-03 Method and circuit for preventing high voltage memory disturb
US11/833,545 2007-08-03
PCT/US2008/068091 WO2009020718A1 (en) 2007-08-03 2008-06-25 Method and circuit for preventing high voltage memory disturb

Publications (2)

Publication Number Publication Date
CN101772809A CN101772809A (zh) 2010-07-07
CN101772809B true CN101772809B (zh) 2013-02-13

Family

ID=40337974

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200880101808.1A Active CN101772809B (zh) 2007-08-03 2008-06-25 防止高电压存储干扰的方法和电路

Country Status (6)

Country Link
US (1) US7724603B2 (cg-RX-API-DMAC7.html)
JP (1) JP5335791B2 (cg-RX-API-DMAC7.html)
KR (1) KR101443419B1 (cg-RX-API-DMAC7.html)
CN (1) CN101772809B (cg-RX-API-DMAC7.html)
TW (1) TWI486967B (cg-RX-API-DMAC7.html)
WO (1) WO2009020718A1 (cg-RX-API-DMAC7.html)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI392212B (zh) * 2008-09-17 2013-04-01 Holtek Semiconductor Inc 單晶片積體電路的控制電路
US7894285B2 (en) * 2008-11-13 2011-02-22 Micron Technology, Inc. Circuits, systems, and methods for reducing simultaneous switching output noise, power noise, or combinations thereof
JP5348541B2 (ja) * 2009-05-20 2013-11-20 ルネサスエレクトロニクス株式会社 半導体装置
JP2011175710A (ja) * 2010-02-24 2011-09-08 Toshiba Corp 半導体記憶装置
CN103973298B (zh) * 2013-01-28 2017-12-29 恒景科技股份有限公司 振荡起始电路
US9064559B2 (en) * 2013-08-15 2015-06-23 Arm Limited Memory device and method of performing access operations within such a memory device
US10096348B2 (en) 2015-05-15 2018-10-09 Purdue Research Foundation Memory array with reduced read power requirements and increased capacity
CN110007739B (zh) * 2017-12-29 2023-09-12 华为技术有限公司 一种噪声屏蔽电路及芯片
US10528292B2 (en) 2018-05-22 2020-01-07 Luca De Santis Power down/power-loss memory controller
KR102545174B1 (ko) * 2018-10-05 2023-06-19 삼성전자주식회사 차지 펌프 회로를 포함하는 메모리 장치
US11069415B2 (en) 2018-10-05 2021-07-20 Samsung Electronics Co., Ltd. Memory device including charge pump circuit

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5267218A (en) * 1992-03-31 1993-11-30 Intel Corporation Nonvolatile memory card with a single power supply input
CN1524268A (zh) * 2001-05-10 2004-08-25 �ʼҷ����ֵ������޹�˾ 具有上电或复位硬件安全特性的安全多熔丝只读存储器及其方法
CN1637944A (zh) * 2003-12-30 2005-07-13 海力士半导体有限公司 半导体存储器装置的加电电路

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5099297A (en) 1988-02-05 1992-03-24 Emanuel Hazani EEPROM cell structure and architecture with programming and erase terminals shared between several cells
JP2568442B2 (ja) * 1989-07-14 1997-01-08 セイコー電子工業株式会社 半導体集積回路装置
US5345422A (en) 1990-07-31 1994-09-06 Texas Instruments Incorporated Power up detection circuit
JPH06236694A (ja) 1991-05-07 1994-08-23 Intel Corp 高電圧レベル変換回路
JPH05109291A (ja) * 1991-10-14 1993-04-30 Toshiba Corp 不揮発性半導体記憶装置
US5602794A (en) * 1995-09-29 1997-02-11 Intel Corporation Variable stage charge pump
TW423162B (en) * 1997-02-27 2001-02-21 Toshiba Corp Power voltage supplying circuit and semiconductor memory including the same
JPH1196800A (ja) * 1997-09-24 1999-04-09 Hitachi Ltd 半導体集積回路装置
US7046568B2 (en) * 2002-09-24 2006-05-16 Sandisk Corporation Memory sensing circuit and method for low voltage operation
US7187600B2 (en) * 2004-09-22 2007-03-06 Freescale Semiconductor, Inc. Method and apparatus for protecting an integrated circuit from erroneous operation
US7149132B2 (en) * 2004-09-24 2006-12-12 Ovonyx, Inc. Biasing circuit for use in a non-volatile memory device
US7656714B2 (en) * 2004-11-03 2010-02-02 Samsung Electronics Co., Ltd. Bitline bias circuit and nor flash memory device including the bitline bias circuit
JP2006158132A (ja) * 2004-11-30 2006-06-15 Renesas Technology Corp チャージポンプ方式電源回路
KR100591773B1 (ko) * 2004-12-20 2006-06-26 삼성전자주식회사 불휘발성 반도체 메모리 장치 및 그것을 위한 전압 발생회로
KR100784861B1 (ko) * 2005-10-10 2007-12-14 삼성전자주식회사 플래시 메모리 장치 및 그것을 위한 전압 발생회로
KR100648295B1 (ko) * 2005-10-12 2006-11-23 삼성전자주식회사 플래시 메모리 장치 및 그것을 위한 전압 발생회로
KR100729353B1 (ko) * 2005-11-22 2007-06-15 삼성전자주식회사 통합된 레귤레이터/펌프 구조를 갖는 플래시 메모리 장치
US8098089B2 (en) * 2006-07-28 2012-01-17 Stmicroelectronics S.R.L. Voltage booster

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5267218A (en) * 1992-03-31 1993-11-30 Intel Corporation Nonvolatile memory card with a single power supply input
CN1524268A (zh) * 2001-05-10 2004-08-25 �ʼҷ����ֵ������޹�˾ 具有上电或复位硬件安全特性的安全多熔丝只读存储器及其方法
CN1637944A (zh) * 2003-12-30 2005-07-13 海力士半导体有限公司 半导体存储器装置的加电电路

Also Published As

Publication number Publication date
TW200912954A (en) 2009-03-16
WO2009020718A1 (en) 2009-02-12
JP2010536115A (ja) 2010-11-25
JP5335791B2 (ja) 2013-11-06
TWI486967B (zh) 2015-06-01
KR20100066479A (ko) 2010-06-17
US20090034352A1 (en) 2009-02-05
KR101443419B1 (ko) 2014-09-24
US7724603B2 (en) 2010-05-25
CN101772809A (zh) 2010-07-07

Similar Documents

Publication Publication Date Title
CN101772809B (zh) 防止高电压存储干扰的方法和电路
US5184031A (en) Semiconductor integrated circuit
US7915920B2 (en) Low latency, power-down safe level shifter
CN101107674B (zh) 半导体装置以及半导体装置的控制方法
US9099191B2 (en) Current sensing amplifier and sensing method thereof
US7091758B2 (en) Power-on reset circuit, semiconductor integrated circuit device including the same and method for generating a power-on reset signal
US7180811B2 (en) Semiconductor memory device informing internal voltage level using ready/busy pin
US20050169078A1 (en) Tracking circuit enabling quick/accurate retrieval of data stored in a memory array
EP2898511A1 (en) Self-biasing multi-reference for sensing memory cell
KR101178560B1 (ko) 파워업 신호 생성회로 및 생성 방법
CN109964276A (zh) 用于从处于断电状态的器件中泄放电源电压的电路
KR100795014B1 (ko) 반도체 메모리 장치의 내부전압 발생기
US10367499B2 (en) Power supply ready indicator circuit
US20190273434A1 (en) Charge pumps and methods of operating charge pumps
US11496118B2 (en) Semiconductor device
KR20190136830A (ko) 반도체 장치
JP2013212010A (ja) 電圧発生回路、半導体メモリ、及び電圧制御方法
KR0154192B1 (ko) 반도체 소자의 저전압 감지회로
KR100757918B1 (ko) 반도체 메모리 장치의 내부 전압 생성 회로 및 방법
KR20110037384A (ko) 전압 안정화 감지회로 및 감지방법
KR100714043B1 (ko) 파워-온 리셋 회로
US20100188139A1 (en) Device for supplying temperature dependent negative voltage
KR100656427B1 (ko) 반도체 메모리의 파워 업 신호 발생장치
KR19990006009A (ko) 반도체 메모리 소자의 파워업 장치
KR100979353B1 (ko) 반도체 메모리 소자의 파워-업 신호 발생 장치

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CP01 Change in the name or title of a patent holder
CP01 Change in the name or title of a patent holder

Address after: Texas in the United States

Patentee after: NXP America Co Ltd

Address before: Texas in the United States

Patentee before: Fisical Semiconductor Inc.