CN101238585A - Ldmos晶体管 - Google Patents

Ldmos晶体管 Download PDF

Info

Publication number
CN101238585A
CN101238585A CN200680028703.9A CN200680028703A CN101238585A CN 101238585 A CN101238585 A CN 101238585A CN 200680028703 A CN200680028703 A CN 200680028703A CN 101238585 A CN101238585 A CN 101238585A
Authority
CN
China
Prior art keywords
ldmos transistor
region
drain
metal layer
drain contact
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN200680028703.9A
Other languages
English (en)
Inventor
斯蒂芬·J·C·H·特厄乌文
弗雷尔克·范瑞哲
彼得拉·C·A·哈梅斯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of CN101238585A publication Critical patent/CN101238585A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41758—Source or drain electrodes for field effect devices for lateral devices with structured layout for source or drain region, i.e. the source or drain region having cellular, interdigitated or ring structure or being curved or angular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/66681—Lateral DMOS transistors, i.e. LDMOS transistors
    • H01L29/66704—Lateral DMOS transistors, i.e. LDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/4827—Materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
    • H01L23/53219—Aluminium alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402—Field plates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/4175—Source or drain electrodes for field effect devices for lateral devices where the connection to the source or drain region is done through at least one part of the semiconductor substrate thickness, e.g. with connecting sink or with via-hole
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45—Ohmic electrodes
    • H01L29/456—Ohmic electrodes on silicon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

本发明的LDMOS晶体管(1)包括衬底(2)、栅极电极(10)、衬底触点区域(11)、源极区域(3)、沟道区域(4)和漏极区域(5)，漏极区域(5)包括漏极触点区域(6)和漏极延伸区域(7)。漏极触点区域(6)与在漏极延伸区域(7)上方延伸的顶部金属层(23)电连接，其中顶部金属层(23)与漏极延伸区域(7)之间的距离(723)大于2μm。这样可以减小漏极触点区域(6)的面积并且增加LDMOS晶体管(1)的RF功率输出效率。在另一种实施方式中，源极区域(3)经由硅化物层(32)而不是第一金属层(21)与衬底触点区域(11)电连接，从而减小了源极区域(3)与漏极区域(5)之间的容性耦合并且由此进一步增大了LDMOS晶体管(1)的RF功率输出效率。

Description

LDMOS晶体管
技术领域
本发明涉及LDMOS晶体管。
背景技术
在用于个人通信系统(GSM、EDGE、WCDMA)的基站中，RF功率放大器是关键部件。对于这些功率放大器，RF横向扩散金属氧化物半导体(一般缩写为LDMOS)晶体管是现在的技术首选，因为它们拥有优异的高功率、增益和线性。为了能够满足新的通信标准所施加的要求，LDMOS晶体管的性能在尺寸持续不断缩小的同时正经历着连续不断的提高。
在WO2005/022645中，公开了一种LDMOS晶体管，这种晶体管包括半导体衬底中的源极和漏极区域，在半导体衬底中，源极和漏极区域是通过沟道区域相互连接起来的。源极区域和衬底通过第一金属层电连接。该LDMOS晶体管此外还包括半导体衬底上的栅极电极，用于影响沟道区域中的电子分布。漏极区域包括漏极触点区域和从漏极触点区域朝向沟道区域延伸的漏极延伸区域。漏极触点区域经由漏极触点与顶部金属层电连接，该顶部金属层仅仅在漏极触点区域上方延伸并且不在漏极延伸区域上方延伸。这样防止了顶部金属层对漏极延伸区域的耗尽造成不良影响，因为如果顶部金属层在漏极延伸区域上方延伸，则漏极延伸区域的串联电阻将会变得更加取决于电压，从而会降低LDMOS晶体管的性能。此外，顶部金属层需要具有很高的电流承受力，这导致顶部金属层要很宽很厚才能够在不遭受电迁移的前提下承受很高的电流电平。因为仅允许顶部金属层在漏极触点区域上方延伸并且因为顶部金属层宽到足以能够承受很高的电流电平，所以漏极触点区域会占据相对较大的面积，这会不利地增大由LDMOS晶体管占据的总面积。另一个缺点是，漏极触点区域的面积相对较大会导致LDMOS晶体管的输出电容相对较大。LDMOS晶体管的输出电容是由源极区域和漏极区域之间的容性耦合(除此之外还有其它因素)决定的，并且该输出电容包括漏极延伸区域到源极区域的电容和漏极触点区域到源极区域的电容。在28V的典型漏极偏置的条件下，漏极延伸区域几乎完全耗尽，并且因此LDMOS晶体管的输出电容在这一典型偏置条件下主要由漏极触点区域到源极区域的电容决定。输出电容相对较大会不利地降低LDMOS晶体管的RF功率输出效率，RF功率输出效率被定义为RF输出功率除以LDMOS晶体管的DC输入功率。
发明内容
本发明的目的是提供一种RF功率输出效率得到改善的LDMOS晶体管。按照本发明，这一目的是通过提供权利要求1中所述的LDMOS晶体管来实现的。
按照本发明的LDMOS晶体管包括处于第一半导体类型的半导体衬底中的均为第二半导体类型的源极区域和漏极区域，源极区域和漏极区域通过第一半导体类型的沟道区域相互连接。栅极电极在沟道区域上方延伸并且能够影响沟道区域中的电子分布。漏极区域包括漏极触点区域和漏极伸展区域，漏极延伸区域接近沟道区域。按照本发明的LDMOS晶体管此外还包括顶部金属层，该顶部金属层通过漏极触点与漏极触点区域电连接，并且该顶部金属层在漏极延伸区域上方延伸，其中顶部金属层与漏极延伸区域之间的距离基本上大于2μm。本发明基于这样的见解：如果顶部金属层与漏极延伸区域之间的距离使得顶部金属层几乎不会影响漏极延伸区域的耗尽，则使得顶部金属层能够在漏极延伸区域上方延伸又不影响LDMOS晶体管的性能成为了可能。从而给予顶部层获得期望电流承受力所需的任何尺寸而漏极触点区域不需要具有相同大小的尺寸成为了可能。此外，与现有技术相比，漏极触点区域的面积并且由此LDMOS晶体管的输出电容得到了减小，因为漏极触点区域的面积不需要与顶部金属层的尺寸一样大。输出电容的减小有利地增加了LDMOS晶体管的RF功率输出效率。
另一个优点是，漏极触点区域面积的减小能够实现由LDMOS晶体管占据的总面积的减小。
此外，顶部金属层和漏极触点区域之间的距离使得顶部金属层不会对反馈电容造成影响。反馈电容是漏极区域和栅极电极之间的电容。顶部金属层和漏极触点区域之间的距离较短会增大反馈电容，从而降低LDMOS晶体管的RF性能。
此外，顶部金属层和漏极延伸区域之间的距离使得LDMOS晶体管在零栅极电压(BVdss)下的漏极到源极击穿电压不受顶部金属层的影响。顶部金属层和漏极触点区域之间的距离较短会不利地减小LDMOS晶体管的漏极到源极击穿电压。
在按照本发明的LDMOS晶体管的第一实施方式中，顶部金属层和漏极延伸区域之间距离是5μm。在这个距离下，顶部金属层对LDMOS晶体管性能的影响表现得足够小。
在按照本发明LDMOS晶体管的第二实施方式中，经由漏极触点到漏极触点区域的电连接此外还包括至少一个中间金属层和处于中间金属层与顶部金属层之间的至少一个金属间触点。至少一个中间层的引入有益地增加了顶部金属层和漏极延伸区域之间的距离并且有利地引入了LDMOS晶体管与IC(集成电路)上其它装置的相互连接方案的自由度。
在按照本发明的LDMOS晶体管的第三实施方式中，顶部金属层包括Al和Cu的混合物。顶部金属层的尺寸不受漏极触点区域面积约束这一实际情况为使用比Au更为普通和更加便宜的金属材料提供了可能。因为A1和Cu材料的混合物不能承受和Au一样高的电流电平，所以顶部金属层具有比现有技术的顶部金属层更大的宽度，以使得顶部金属层能够承受住与现有技术相同的高电流电平，而又不会遭受电迁移。
在按照本发明的LDMOS晶体管的第四实施方式中，第一LDMOS晶体管的漏极触点区域与第二LDMOS晶体管的漏极触点区域是公共的，第二LDMOS晶体管与第一LDMOS晶体管镜面对称。在这种实施方式中，漏极触点区域面积减小的益处由两个LDMOS晶体管共享，这将会进一步减小LDMOS晶体管在IC上占据的总面积。
在第五实施方式中，LDMOS晶体管包括第一半导体类型的衬底触点区域，该衬底触点区域与源极区域邻接，其中衬底触点区域和源极区域经由硅化物层电连接。硅化物层要比现有技术中用来将衬底触点区域与源极区域电连接起来的第一金属层薄，从而进一步减小了反馈电容并且由此进一步增大了LDMOS晶体管的RF功率输出效率，因为硅化物层的尺寸比标准金属层的尺寸小。
在第六实施方式中，LDMOS晶体管包括处于栅极电极和漏极触点区域之间的屏蔽层，其中该屏蔽层在漏极延伸区域的一部分上方延伸。屏蔽层的引入减小了栅极电极和漏极区域之间的反馈电容，这对LDMOS晶体管的RF性能有好处。
附图说明
将参照附图进一步阐述和介绍本发明的这些和其它方面，其中：
图1表示按照现有技术的LDMOS晶体管的简略横截面图；
图2表示按照本发明的一个实施方式的LDMOS晶体管的简略横截面图；
图3表示按照本发明的第二实施方式的LDMOS晶体管的简略横截面图；和
图4表示按照本发明的第三实施方式的LDMOS晶体管的简略横截面图。
附图不是按比例画出的。总地来说，在附图中，相同的组成部分由相同的附图标记指代。
具体实施方式
图1画出了按照现有技术的常规LDMOS晶体管99的横截面图，包括半导体材料的衬底2，在此情况下是p型硅，在衬底2上形成有p型外延层12。LDMOS晶体管99此外还包括n型源极区域3、n型漏极区域5和多晶硅栅极电极10，可以根据情况为多晶硅栅极电极10配备硅化物层并且多晶硅栅极电极10在沟道区域4上方延伸，多晶硅栅极电极10在这个例子中是横向扩散p型区域。源极区域3和漏极区域5通过沟道区域4相互连接。p型衬底触点区域11与衬底2电连接并且在与邻接沟道区域4的一侧相反的一侧上与源极区域3邻接。沟道区域4、衬底触点区域11、源极区域3和漏极区域5都设置在外延层12内。栅极电极10与衬底2由栅极氧化物层18分隔开，栅极氧化物层18例如包括热生长的二氧化硅。源极区域3通过源极触点41、第一金属层21和衬底触点40与衬底触点区域11电连接。因此源极区域3经由衬底触点区域11与衬底2的底表面电连接。
漏极区域5包括n型漏极延伸区域7和n型漏极触点区域6，漏极延伸区域7照顾到LDMOS晶体管99的高压操作。漏极延伸区域7的掺杂等级比漏极触点区域6低并且漏极延伸区域7对LDMOS晶体管99的最大输出功率是最优的。应当注意，漏极延伸区域7还可以包括多种不同类型的掺杂等级，这提高了装置的寿命。
LDMOS晶体管99此外还包括屏蔽层31，屏蔽层31起到虚假栅极电极的作用并且改善反馈电容。屏蔽层31在这种情况下在栅极电极10和漏极延伸区域7的一部分上方延伸并且被绝缘层14与栅极电极10分隔开，绝缘层14例如包括等离子体氧化物。屏蔽层31与外延层12被栅极氧化物层18和绝缘层14分隔开，并且因此与漏极延伸区域7分隔开。由于屏蔽层31与栅极电极10和漏极延伸区域7靠得很近，因此漏极延伸区域7中的电场分布得到了改善，从而减小了反馈电容，这对RF性能有好处。
漏极触点区域6用于将漏极区域5分别经由漏极触点20和第一金属间触点22电连接到第一金属层21和顶部金属层23。顶部金属层21与漏极延伸区域7之间的距离在这个例子中是2μm。看起来LDMOS晶体管99的性能，比如源极到漏极的击穿电压和输出电容，在顶部金属层21在漏极延伸区域7上方延伸的时候受到了不良影响。因此，第一金属层21和顶部金属层23都不在漏极延伸区域7上方延伸，以便避免金属层对LDMOS晶体管99的性能造成任何不良影响。顶部金属层23具有大到足以使得顶部金属层23能够承受住高电流电平而不遭受电迁移的尺寸(例如宽度和厚度)。此外，顶部金属层23的材料包括Au，这种材料比起其它较为传统的材料(比如Al和Cu)，能够承受住更高电流电平而不会遭受电迁移。漏极触点区域6的面积相对较大，因为顶部金属层23具有较大的宽度并且不得在漏极延伸区域7上方延伸。漏极触点区域6的面积较大为应用多个漏极和第一金属间触点20、22提供了可能。
图2画出了按照本发明的LDMOS晶体管1的第一实施方式的横截面图。LDMOS晶体管1，类似于现有的LDMOS晶体管99，包括衬底2、衬底触点区域11、外延层12、栅极电极10、屏蔽层31、绝缘区域14、栅极氧化物层18、沟道区域4、源极区域3和漏极区域5，漏极区域5包括漏极触点区域6和漏极延伸区域7。
与现有技术的LDMOS晶体管99的主要差别在于，按照本发明的LDMOS晶体管1的顶部金属层23在漏极延伸区域7上方延伸，在这个例子中，漏极触点区域7与顶部金属层23之间的距离723为5μm。另一个差别在于，顶部金属层包括Al和Cu的混合物，这是IC技术中更为普通的材料。因为这种材料不能承受和现有技术的LDMOS晶体管99中应用的材料Au一样高的电流电平，所以顶部金属层23具有比现有技术的LDMOS晶体管99的顶部金属层更大的宽度，以使得顶部金属层23能够承受住与现有技术相同的高电流电平，而不会遭受电迁移。与现有技术的LDMOS晶体管99的再一个差别在于，在这种情况下，漏极触点区域6通过漏极触点20、第一金属层21、第一金属间触点22、第二金属层24、第二金属间触点25、第三金属层26和第三金属间触点27与顶部金属层电连接。这一金属层与金属间触点的层叠在顶部金属层23和漏极延伸区域7之间创造了大到足以使顶部金属层23能够在漏极延伸区域7上方延伸而又不影响LDMOS晶体管性能的距离723。此外，额外的金属层给出了设计LDMOS晶体管与IC上其它装置的耗费较小面积的相互连接方案的额外自由度。
漏极触点区域6利用一个漏极触点20与第一金属层21电连接，这使得漏极触点区域6的面积大幅减小。于是这个面积由漏极触点20的尺寸和所应用技术的平板印刷能力决定。因为输出电容减小了，所以漏极触点区域6的面积减小提高了LDMOS晶体管1的RF功率输出效率。
图3画出了按照本发明的LDMOS晶体管1的第二实施方式的横截面图。在该实施方式中，源极区域3和衬底触点区域11通过硅化物层32电连接，硅化物层32要比第一金属层21薄并且减小了源极区域3与漏极区域5之间的容性耦合。由此，减小了输出电容，LDMOS晶体管1的RF功率输出效率随之相应地进一步增大。
图4画出了按照本发明的LDMOS晶体管1的第三实施方式的横截面图，其中LDMOS晶体管1的漏极触点区域6与第二LDMOS晶体管91的漏极触点区域6是公共的，第二LDMOS晶体管91与LDMOS晶体管1沿着轴线A-A’镜面对称。此外，两个LDMOS晶体管1和91现在分享了漏极触点区域6面积减小的益处。这样由LDMOS晶体管1和第二LDMOS晶体管91占据的面积比LDMOS晶体管1和LDMOS晶体管91各自具有它们自己的单独的漏极触点区域6时的情况还要小。
对LDMOS晶体管1进行的测量的结果表明，与现有技术的LDMOS晶体管99相比，取决于测量条件，RF功率输出效率增加了4个百分点左右。此外，表明了与现有技术的LDMOS晶体管99相比，取决于测量条件，输出电容减小了15％左右。
总而言之，本发明的LDMOS晶体管包括衬底、栅极电极、衬底触点区域、源极区域、沟道区域和漏极区域，漏极区域包括漏极触点区域和漏极延伸区域。漏极触点区域与顶部金属层电连接，该顶部金属层在漏极延伸区域上方延伸，其中顶部金属层与漏极延伸区域之间的距离大于2μm。这样可以减小漏极触点区域的面积并且增加LDMOS晶体管的RF功率输出效率。在另一种实施方式中，源极区域经由硅化物层而不是第一金属层与衬底触点区域电连接，从而减小了源极区域与漏极区域之间的容性耦合，并且由此进一步增大了LDMOS晶体管的RF功率输出效率。
应当注意，前面提到的实施方式是图解说明而不是对本发明加以限制，并且本领域技术人员将能够设计出很多可供选用的实施方式，而不会超出由所附权利要求定义的本发明的范围。在权利要求里，置于括号之间的任何附图标记都不应看作是对权利要求的限定。单词“包括”并不排除除了权利要求中列出的那些元件或步骤之外还存在其它的元件或步骤的可能。此外，置于要素前面的单词“一”或“一个”并不排除存在多个这种要素的可能。

Claims (8)

1.一种LDMOS晶体管(1)，其被设置在第一半导体类型的半导体衬底(2)中，该LDMOS晶体管(1)包括：
均为第二半导体类型并且通过沟道区域(4)相互连接的源极区域(3)和漏极区域(5)，其中栅极电极(10)在所述沟道区域(4)上方延伸，所述漏极区域(5)包括漏极触点区域(6)和从沟道区域(4)朝向漏极触点区域(6)延伸的漏极延伸区域(7)，其中漏极触点区域(6)经由漏极触点(20)与顶部金属层(2 3)电连接，
所述LDMOS晶体管(1)的特征在于，顶部金属层(23)在漏极延伸区域(7)的至少一部分上方延伸，其中顶部金属层(23)与漏极延伸区域(7)之间的距离(723)大于2μm。
2.按照权利要求1中所述的LDMOS晶体管(1)，其中，顶部金属层(23)与漏极延伸区域(7)之间的距离(723)为5μm。
3.按照权利要求1中所述的LDMOS晶体管(1)，其中，漏极触点(20)和顶部金属层(23)通过至少一个中间金属层(21，24，26)和至少一个金属间触点(22，25，27)电连接。
4.按照权利要求1中所述的LDMOS晶体管(1)，其中，顶部金属层(23)包括Al和Cu的混合物。
5.按照权利要求1中所述的LDMOS晶体管(1)，其中，漏极触点区域(6)利用一个漏极触点(20)与顶部金属层(23)电连接。
6.按照权利要求1中所述的LDMOS晶体管(1)，其中，LDMOS晶体管(1)的漏极触点区域(6)与第二LDMOS晶体管(91)的漏极触点区域(6)是公共的，第二LDMOS晶体管(91)与LDMOS晶体管(1)镜面对称。
7.按照权利要求1中所述的LDMOS晶体管(1)，其中，LDMOS晶体管(1)此外还包括第一半导体类型的衬底触点区域(11)，该衬底触点区域(11)在与邻接沟道区域(4)的一侧相反的一侧处与源极区域(3)邻接，并且其中衬底触点区域(11)和源极区域(3)经由硅化物层(32)电连接。
8.按照前述任何一项权利要求中所述的LDMOS晶体管(1)，此外还包括处于栅极电极(10)和漏极触点区域(6)之间的屏蔽层(11)，所述屏蔽层(11)覆盖着漏极延伸区域(7)的一部分。
CN200680028703.9A 2005-08-10 2006-08-02 Ldmos晶体管 Pending CN101238585A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP05107355 2005-08-10
EP05107355.9 2005-08-10

Publications (1)

Publication Number Publication Date
CN101238585A true CN101238585A (zh) 2008-08-06

Family

ID=37668131

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200680028703.9A Pending CN101238585A (zh) 2005-08-10 2006-08-02 Ldmos晶体管

Country Status (7)

Country Link
US (1) US20080237705A1 (zh)
EP (1) EP1915783A2 (zh)
JP (1) JP2009505391A (zh)
KR (1) KR100932363B1 (zh)
CN (1) CN101238585A (zh)
TW (1) TW200717799A (zh)
WO (1) WO2007017803A2 (zh)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102479768A (zh) * 2010-11-30 2012-05-30 富士通半导体股份有限公司 半导体器件
CN102569381A (zh) * 2010-12-07 2012-07-11 上海华虹Nec电子有限公司 具有屏蔽栅的ldmos结构及其制备方法
CN102723329A (zh) * 2012-07-13 2012-10-10 上海先进半导体制造股份有限公司 一种高密度亚微米高压bcd半导体器件及其工艺方法
CN103855210A (zh) * 2012-12-03 2014-06-11 上海华虹宏力半导体制造有限公司 射频横向双扩散场效应晶体管及其制造方法
CN103871881A (zh) * 2012-12-14 2014-06-18 上海华虹宏力半导体制造有限公司 P型ldmos器件的沟槽及制作方法
CN104465772A (zh) * 2014-11-10 2015-03-25 上海华虹宏力半导体制造有限公司 高效率射频ldmos器件及其制造方法
CN106960879A (zh) * 2017-05-23 2017-07-18 上海华虹宏力半导体制造有限公司 一种改善射频开关特性的mosfet结构
CN107799595A (zh) * 2016-09-05 2018-03-13 新唐科技股份有限公司 高压半导体装置

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7859336B2 (en) * 2007-03-13 2010-12-28 Astec International Limited Power supply providing ultrafast modulation of output voltage
US7994761B2 (en) * 2007-10-08 2011-08-09 Astec International Limited Linear regulator with RF transistors and a bias adjustment circuit
WO2009144617A1 (en) * 2008-05-26 2009-12-03 Nxp B.V. Ldmos transistor
WO2009144616A1 (en) * 2008-05-26 2009-12-03 Nxp B.V. Ldmos transistor
US8450802B2 (en) 2008-07-22 2013-05-28 Nxp B.V. LDMOS having a field plate
WO2010016008A1 (en) * 2008-08-05 2010-02-11 Nxp B.V. Ldmos with discontinuous metal stack fingers
JP5487852B2 (ja) * 2008-09-30 2014-05-14 サンケン電気株式会社 半導体装置
US8698240B2 (en) * 2010-05-25 2014-04-15 Macronix International Co., Ltd. Double diffused drain metal-oxide-simiconductor devices with floating poly thereon and methods of manufacturing the same
US9041127B2 (en) 2013-05-14 2015-05-26 International Business Machines Corporation FinFET device technology with LDMOS structures for high voltage operations
US9281379B1 (en) 2014-11-19 2016-03-08 International Business Machines Corporation Gate-all-around fin device
US10205024B2 (en) * 2016-02-05 2019-02-12 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor structure having field plate and associated fabricating method
US9653410B1 (en) * 2016-03-15 2017-05-16 Nxp Usa, Inc. Transistor with shield structure, packaged device, and method of manufacture
US20200144381A1 (en) * 2018-11-07 2020-05-07 Monolithic Power Systems, Inc. Ldmos device with a drain contact structure with reduced size
US11003498B1 (en) 2020-08-10 2021-05-11 Coupang Corp. Computerized systems and methods for fail-safe loading of information on a user interface using a circuit breaker

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56169369A (en) * 1980-05-30 1981-12-26 Sharp Corp High withstand voltage mos field effect semiconductor device
FR2616966B1 (fr) * 1987-06-22 1989-10-27 Thomson Semiconducteurs Structure de transistors mos de puissance
JPH09120995A (ja) * 1995-08-22 1997-05-06 Mitsubishi Electric Corp 半導体装置およびその製造方法
US5841166A (en) * 1996-09-10 1998-11-24 Spectrian, Inc. Lateral DMOS transistor for RF/microwave applications
JP2001094094A (ja) * 1999-09-21 2001-04-06 Hitachi Ltd 半導体装置およびその製造方法
JP2002270830A (ja) * 2001-03-12 2002-09-20 Fuji Electric Co Ltd 半導体装置
EP1435648A1 (en) * 2002-12-30 2004-07-07 STMicroelectronics S.r.l. Process of making CMOS and drain extension MOS transistors with silicided gate
KR20060064659A (ko) * 2003-08-27 2006-06-13 코닌클리즈케 필립스 일렉트로닉스 엔.브이. Ｌｄｍｏｓ 트랜지스터를 포함하는 전자 장치 및 그 제조방법
US7109562B2 (en) * 2005-02-07 2006-09-19 Leadtrend Technology Corp. High voltage laterally double-diffused metal oxide semiconductor

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102479768A (zh) * 2010-11-30 2012-05-30 富士通半导体股份有限公司 半导体器件
CN102479768B (zh) * 2010-11-30 2014-12-31 富士通半导体股份有限公司 半导体器件
CN102569381A (zh) * 2010-12-07 2012-07-11 上海华虹Nec电子有限公司 具有屏蔽栅的ldmos结构及其制备方法
CN102723329A (zh) * 2012-07-13 2012-10-10 上海先进半导体制造股份有限公司 一种高密度亚微米高压bcd半导体器件及其工艺方法
CN103855210A (zh) * 2012-12-03 2014-06-11 上海华虹宏力半导体制造有限公司 射频横向双扩散场效应晶体管及其制造方法
CN103871881A (zh) * 2012-12-14 2014-06-18 上海华虹宏力半导体制造有限公司 P型ldmos器件的沟槽及制作方法
CN103871881B (zh) * 2012-12-14 2017-04-05 上海华虹宏力半导体制造有限公司 P型ldmos器件的沟槽及制作方法
CN104465772A (zh) * 2014-11-10 2015-03-25 上海华虹宏力半导体制造有限公司 高效率射频ldmos器件及其制造方法
CN107799595A (zh) * 2016-09-05 2018-03-13 新唐科技股份有限公司 高压半导体装置
CN107799595B (zh) * 2016-09-05 2020-05-26 新唐科技股份有限公司 高压半导体装置
CN106960879A (zh) * 2017-05-23 2017-07-18 上海华虹宏力半导体制造有限公司 一种改善射频开关特性的mosfet结构
CN106960879B (zh) * 2017-05-23 2020-09-15 上海华虹宏力半导体制造有限公司 一种改善射频开关特性的mosfet结构

Also Published As

Publication number Publication date
KR20080038207A (ko) 2008-05-02
JP2009505391A (ja) 2009-02-05
EP1915783A2 (en) 2008-04-30
TW200717799A (en) 2007-05-01
KR100932363B1 (ko) 2009-12-16
US20080237705A1 (en) 2008-10-02
WO2007017803A2 (en) 2007-02-15
WO2007017803A3 (en) 2007-10-18

Similar Documents

Publication Publication Date Title
CN101238585A (zh) Ldmos晶体管
US7173310B2 (en) Lateral lubistor structure and method
CN101326643B (zh) Mos晶体管以及制造mos晶体管的方法
US9640654B2 (en) Semiconductor device
US8492229B2 (en) Method and layout of semiconductor device with reduced parasitics
US20110278675A1 (en) IGFET Device Having an RF Capability
EP1187220A3 (en) MOS field effect transistor with reduced on-resistance
CN101667583A (zh) 具有垂直场效应晶体管的半导体器件及其制造方法
KR100374554B1 (ko) 에스오아이 소자의 반도체 몸체-기판 접촉 구조 및 그제조방법
US7060545B1 (en) Method of making truncated power enhanced drift lateral DMOS device with ground strap
US20090184368A1 (en) Ic chip
JP3481813B2 (ja) 半導体装置
JP2002343960A (ja) 半導体装置
US20200013880A1 (en) Integrated circuit device with faraday shield
EP1618607B1 (en) Semiconductor device comprising an ldmos field-effect transistor and method of operating the same
KR20040058255A (ko) 횡형 절연 게이트 바이폴라 트랜지스터 디바이스
US7489018B2 (en) Transistor
US9633852B2 (en) Semiconductor structure and method for forming the same
US20040238871A1 (en) Semiconductor device
US6150694A (en) Silicon-on-insulator insulated gate bipolar transistor
US6597043B1 (en) Narrow high performance MOSFET device design
CN112968057B (zh) 半导体元件
JP5427003B2 (ja) トレンチ型パワーｍｏｓトランジスタおよびその製造方法
US6608349B1 (en) Narrow/short high performance MOSFET device design
JP2001257360A (ja) 半導体装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Open date: 20080806