CN101120299B - 异步抖动减小技术 - Google Patents
异步抖动减小技术 Download PDFInfo
- Publication number
- CN101120299B CN101120299B CN200480008059XA CN200480008059A CN101120299B CN 101120299 B CN101120299 B CN 101120299B CN 200480008059X A CN200480008059X A CN 200480008059XA CN 200480008059 A CN200480008059 A CN 200480008059A CN 101120299 B CN101120299 B CN 101120299B
- Authority
- CN
- China
- Prior art keywords
- reading
- storer
- address
- sample
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
- G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Communication Control (AREA)
- Time-Division Multiplex Systems (AREA)
Abstract
Description
Claims (12)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US45864903P | 2003-03-28 | 2003-03-28 | |
US60/458,649 | 2003-03-28 | ||
PCT/US2004/003773 WO2004095460A2 (en) | 2003-03-28 | 2004-02-10 | Asynchronous jitter reduction technique |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101120299A CN101120299A (zh) | 2008-02-06 |
CN101120299B true CN101120299B (zh) | 2012-04-04 |
Family
ID=33310688
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200480008059XA Expired - Fee Related CN101120299B (zh) | 2003-03-28 | 2004-02-10 | 异步抖动减小技术 |
Country Status (8)
Country | Link |
---|---|
US (1) | US7496728B2 (zh) |
EP (1) | EP1639601B1 (zh) |
JP (1) | JP4553897B2 (zh) |
KR (1) | KR101025140B1 (zh) |
CN (1) | CN101120299B (zh) |
CA (1) | CA2520139A1 (zh) |
DE (1) | DE602004030793D1 (zh) |
WO (1) | WO2004095460A2 (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI272550B (en) * | 2005-01-03 | 2007-02-01 | Quanta Comp Inc | Apparatus and method for digital image stabilization |
US7500044B2 (en) * | 2005-07-07 | 2009-03-03 | P.A. Semi, Inc. | Digital phase relationship lock loop |
US9736086B1 (en) * | 2011-04-29 | 2017-08-15 | Altera Corporation | Multi-function, multi-protocol FIFO for high-speed communication |
US9811493B2 (en) * | 2015-05-29 | 2017-11-07 | Toshiba Memory Corporation | Semiconductor device |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4805198A (en) * | 1987-05-19 | 1989-02-14 | Crystal Semiconductor Corporation | Clock multiplier/jitter attenuator |
US5303061A (en) * | 1991-06-18 | 1994-04-12 | Matsushita Electric Industrial Co., Ltd. | Apparatus for rejecting time base error of video signal |
GB2275851B (en) * | 1993-03-05 | 1997-02-26 | Sony Broadcast & Communication | A combined digital video/audio synchroniser |
US5428649A (en) * | 1993-12-16 | 1995-06-27 | International Business Machines Corporation | Elastic buffer with bidirectional phase detector |
JP3703505B2 (ja) * | 1994-01-28 | 2005-10-05 | ソニー株式会社 | メモリアドレス制御装置及び標本化周波数変換装置 |
FI96081C (fi) | 1994-05-20 | 1996-04-25 | Nokia Telecommunications Oy | Menetelmä ja laitteisto PAM-moduloidun signaalin muodostamiseksi |
US5828362A (en) * | 1994-08-04 | 1998-10-27 | Sony Corporation | Plane sequential color display apparatus and method for driving same |
JPH08179925A (ja) * | 1994-12-26 | 1996-07-12 | Nec Eng Ltd | 同期乗せ替え回路 |
FR2737367B1 (fr) * | 1995-07-28 | 1997-10-17 | Thomson Multimedia Sa | Procede et dispositif de synchronisation d'horloges d'encodeurs et decodeurs numeriques |
GB2331645B (en) | 1997-11-21 | 2001-07-25 | Ericsson Telefon Ab L M | Signal processing |
KR100331564B1 (ko) * | 1999-03-23 | 2002-04-06 | 윤종용 | 영상 신호의 흔들림 보정 장치 및 방법 |
GB2350533B (en) * | 1999-05-28 | 2001-07-04 | Mitel Corp | Method to control data reception buffers for packetized voice channels |
US6556249B1 (en) * | 1999-09-07 | 2003-04-29 | Fairchild Semiconductors, Inc. | Jitter cancellation technique for video clock recovery circuitry |
JP3536792B2 (ja) * | 2000-02-28 | 2004-06-14 | ヤマハ株式会社 | 同期制御装置および同期制御方法 |
EP1198085B1 (en) * | 2000-10-10 | 2011-06-08 | Sony Deutschland GmbH | Cycle synchronization between interconnected sub-networks |
JP2002165148A (ja) * | 2000-11-29 | 2002-06-07 | Sony Corp | データ処理装置および方法、並びに記録媒体 |
US6538467B2 (en) * | 2001-08-20 | 2003-03-25 | Micron Technology, Inc. | Multi-access FIFO queue |
-
2004
- 2004-02-10 US US10/551,084 patent/US7496728B2/en not_active Expired - Fee Related
- 2004-02-10 DE DE602004030793T patent/DE602004030793D1/de not_active Expired - Lifetime
- 2004-02-10 WO PCT/US2004/003773 patent/WO2004095460A2/en active Application Filing
- 2004-02-10 JP JP2006508707A patent/JP4553897B2/ja not_active Expired - Fee Related
- 2004-02-10 KR KR1020057018224A patent/KR101025140B1/ko not_active IP Right Cessation
- 2004-02-10 CN CN200480008059XA patent/CN101120299B/zh not_active Expired - Fee Related
- 2004-02-10 CA CA002520139A patent/CA2520139A1/en not_active Abandoned
- 2004-02-10 EP EP04709845A patent/EP1639601B1/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP1639601A4 (en) | 2009-04-08 |
KR20060009825A (ko) | 2006-02-01 |
DE602004030793D1 (de) | 2011-02-10 |
EP1639601A2 (en) | 2006-03-29 |
JP2007524893A (ja) | 2007-08-30 |
US7496728B2 (en) | 2009-02-24 |
WO2004095460A2 (en) | 2004-11-04 |
US20060190638A1 (en) | 2006-08-24 |
CN101120299A (zh) | 2008-02-06 |
WO2004095460A3 (en) | 2007-10-11 |
CA2520139A1 (en) | 2004-11-04 |
EP1639601B1 (en) | 2010-12-29 |
JP4553897B2 (ja) | 2010-09-29 |
KR101025140B1 (ko) | 2011-03-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101694512B (zh) | 测试电路和片上系统 | |
CN100585852C (zh) | 使用最少引脚而被测试的半导体器件、以及测试其的方法 | |
US7310396B1 (en) | Asynchronous FIFO buffer for synchronizing data transfers between clock domains | |
US6366529B1 (en) | Fast FiFo memory storage system | |
US6768734B2 (en) | Device and method for equalizing data delays | |
US7107393B1 (en) | Systems and method for transferring data asynchronously between clock domains | |
US5343439A (en) | Memory apparatus | |
US7843743B2 (en) | Data output circuit for semiconductor memory apparatus | |
JP2646032B2 (ja) | Lifo方式の半導体記憶装置およびその制御方法 | |
US4755971A (en) | Buffer memory for an input line of a digital interface | |
EP0311448A2 (en) | Digital multiplexer | |
CN101120299B (zh) | 异步抖动减小技术 | |
US5416746A (en) | Memory circuit for alternately accessing data within a period of address data | |
JP3542380B2 (ja) | メモリシステム | |
CN1328668C (zh) | 弹性缓冲器的初始装置及其方法 | |
MXPA05010437A (en) | Asynchronous jitter reduction technique | |
JP3408634B2 (ja) | フレーム位相同期回路 | |
JPH04369133A (ja) | 位相変動吸収方式 | |
KR970024666A (ko) | 피씨엠 데이타 지연회로 | |
JP3277310B2 (ja) | データ多重化装置 | |
JPH09145798A (ja) | タイミング信号発生装置 | |
SU1332384A2 (ru) | Буферное запоминающее устройство | |
JP3257438B2 (ja) | メモリ制御回路 | |
JPH08204990A (ja) | 画像メモリ装置 | |
JPH11186996A (ja) | 位相乗り換え回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: GVBB HOLDING CO., LTD. Free format text: FORMER OWNER: THOMSON LICENSING TRADE CO. Effective date: 20120615 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20120615 Address after: Luxemburg Luxemburg Patentee after: GVBB Cmi Holdings Ltd Address before: La France Patentee before: Thomson Licensing Trade Co. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120404 Termination date: 20150210 |
|
EXPY | Termination of patent right or utility model |