CN101099154B - 不受自动生成的虚设形状影响的电路元件功能匹配 - Google Patents

不受自动生成的虚设形状影响的电路元件功能匹配 Download PDF

Info

Publication number
CN101099154B
CN101099154B CN2005800459863A CN200580045986A CN101099154B CN 101099154 B CN101099154 B CN 101099154B CN 2005800459863 A CN2005800459863 A CN 2005800459863A CN 200580045986 A CN200580045986 A CN 200580045986A CN 101099154 B CN101099154 B CN 101099154B
Authority
CN
China
Prior art keywords
spacing
dummy
circuit
pattern
circuit component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2005800459863A
Other languages
English (en)
Chinese (zh)
Other versions
CN101099154A (zh
Inventor
H·S·兰迪斯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Core Usa Second LLC
GlobalFoundries Inc
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CN101099154A publication Critical patent/CN101099154A/zh
Application granted granted Critical
Publication of CN101099154B publication Critical patent/CN101099154B/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
    • G06F2119/18—Manufacturability analysis or optimisation for manufacturability
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
    • Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
CN2005800459863A 2005-01-06 2005-12-16 不受自动生成的虚设形状影响的电路元件功能匹配 Expired - Fee Related CN101099154B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/905,474 US7269818B2 (en) 2005-01-06 2005-01-06 Circuit element function matching despite auto-generated dummy shapes
US10/905,474 2005-01-06
PCT/US2005/045787 WO2006073758A2 (en) 2005-01-06 2005-12-16 Circuit element function matching despite auto-generated dummy shapes

Publications (2)

Publication Number Publication Date
CN101099154A CN101099154A (zh) 2008-01-02
CN101099154B true CN101099154B (zh) 2012-12-12

Family

ID=36642156

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2005800459863A Expired - Fee Related CN101099154B (zh) 2005-01-06 2005-12-16 不受自动生成的虚设形状影响的电路元件功能匹配

Country Status (5)

Country Link
US (2) US7269818B2 (enExample)
EP (1) EP1846851A4 (enExample)
JP (1) JP4317576B2 (enExample)
CN (1) CN101099154B (enExample)
WO (1) WO2006073758A2 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7269818B2 (en) * 2005-01-06 2007-09-11 International Business Machines Corporation Circuit element function matching despite auto-generated dummy shapes
JP2009053763A (ja) * 2007-08-23 2009-03-12 Nec Electronics Corp ダミーパターン配置装置、ダミーパターン配置方法
CN102445864A (zh) * 2011-10-21 2012-05-09 上海华力微电子有限公司 一种降低光刻对准失效率的方法
US8739078B2 (en) * 2012-01-18 2014-05-27 International Business Machines Corporation Near-neighbor trimming of dummy fill shapes with built-in optical proximity corrections for semiconductor applications
JP6205831B2 (ja) * 2012-07-04 2017-10-04 株式会社ソシオネクスト マスクパターン生成方法、マスクパターン生成装置、及び、マスクパターン生成プログラム

Family Cites Families (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4377849A (en) 1980-12-29 1983-03-22 International Business Machines Corporation Macro assembler process for automated circuit design
US4701860A (en) * 1985-03-07 1987-10-20 Harris Corporation Integrated circuit architecture formed of parametric macro-cells
DE3650323T2 (de) 1986-12-17 1996-01-25 Ibm VLSI-Chip und Verfahren zur Herstellung.
US5309371A (en) 1989-06-28 1994-05-03 Kawasaki Steel Corporation Method of and apparatus for designing circuit block layout in integrated circuit
US5668057A (en) * 1991-03-13 1997-09-16 Matsushita Electric Industrial Co., Ltd. Methods of manufacture for electronic components having high-frequency elements
US5309354A (en) 1991-10-30 1994-05-03 International Business Machines Corporation Electron beam exposure method
US5671152A (en) * 1995-05-19 1997-09-23 International Business Machines Corporation Efficient generation of negative fill shapes for chips and packages
JP2959444B2 (ja) * 1995-08-30 1999-10-06 日本電気株式会社 フリップチップ型半導体装置の自動配置配線方法
US5757656A (en) 1995-12-20 1998-05-26 Mentor Graphics Method for routing breakouts
US5838583A (en) * 1996-04-12 1998-11-17 Cadence Design Systems, Inc. Optimized placement and routing of datapaths
US5923563A (en) * 1996-12-20 1999-07-13 International Business Machines Corporation Variable density fill shape generation
US6477687B1 (en) * 1998-06-01 2002-11-05 Nvidia U.S. Investment Company Method of embedding RAMS and other macrocells in the core of an integrated circuit chip
JPH11355643A (ja) 1998-06-04 1999-12-24 Mitsubishi Electric Corp 画像処理装置
US6714903B1 (en) * 1998-07-10 2004-03-30 Lsi Logic Corporation Placement and routing of circuits using a combined processing/buffer cell
US6618847B1 (en) * 1998-11-13 2003-09-09 Stmicroelectronics, Inc. Power stabilizer using under-utilized standard cells
US6359254B1 (en) 1999-09-30 2002-03-19 United Technologies Corporation Method for producing shaped hole in a structure
US6561236B1 (en) 2000-03-08 2003-05-13 Sealed Air Corporation (Us) Inflatable packing and inflation apparatus
JP4756746B2 (ja) 2000-04-19 2011-08-24 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US6563148B2 (en) * 2000-04-19 2003-05-13 Mitsubishi Denki Kabushiki Kaisha Semiconductor device with dummy patterns
US6651236B2 (en) 2000-09-13 2003-11-18 Ricoh Company, Ltd. Semiconductor integrated circuit device, and method of placement and routing for such device
JP2002203905A (ja) 2000-12-28 2002-07-19 Mitsubishi Electric Corp レイアウト設計装置、レイアウト設計方法および半導体装置
KR100378195B1 (ko) * 2001-02-21 2003-03-29 삼성전자주식회사 패턴의 밀도에 연속적으로 조절되는 밀도를 갖는 더미패턴군들을 포함하는 마스크용 데이터 생성 방법 및그러한 생성 방법이 저장된 기록매체
US6777813B2 (en) * 2001-10-24 2004-08-17 Micron Technology, Inc. Fill pattern generation for spin-on-glass and related self-planarization deposition
US7117469B1 (en) * 2001-11-28 2006-10-03 Magma Design Automation, Inc. Method of optimizing placement and routing of edge logic in padring layout design
US6668362B1 (en) 2002-01-09 2003-12-23 Synopsys, Inc. Hierarchical verification for equivalence checking of designs
JP3754378B2 (ja) * 2002-02-14 2006-03-08 株式会社ルネサステクノロジ 半導体集積回路装置の製造方法
US6751785B1 (en) * 2002-03-12 2004-06-15 Ubitech, Inc. System and method for limiting increase in capacitance due to dummy metal fills utilized for improving planar profile uniformity
US7386433B2 (en) * 2002-03-15 2008-06-10 Synopsys, Inc. Using a suggested solution to speed up a process for simulating and correcting an integrated circuit layout
US6795955B2 (en) * 2002-03-15 2004-09-21 Numerical Technologies Method and apparatus for identifying an identical cell in an IC layout with an existing solution
US7124386B2 (en) * 2002-06-07 2006-10-17 Praesagus, Inc. Dummy fill for integrated circuits
JP4307022B2 (ja) * 2002-07-05 2009-08-05 富士通マイクロエレクトロニクス株式会社 半導体装置の設計方法、半導体装置の設計プログラム及び半導体装置の設計装置
US6718527B2 (en) * 2002-07-23 2004-04-06 Sun Microsystems, Inc. Automated design rule violation correction when adding dummy geometries to a design layout
US6948146B2 (en) * 2003-01-09 2005-09-20 International Business Machines Corporation Simplified tiling pattern method
US7222322B1 (en) * 2003-01-14 2007-05-22 Cadence Design Systems, Inc. Method and mechanism for implementing tessellation-based routing
US7015582B2 (en) * 2003-04-01 2006-03-21 International Business Machines Corporation Dummy metal fill shapes for improved reliability of hybrid oxide/low-k dielectrics
US7346878B1 (en) * 2003-07-02 2008-03-18 Kla-Tencor Technologies Corporation Apparatus and methods for providing in-chip microtargets for metrology or inspection
US7007259B2 (en) * 2003-07-31 2006-02-28 Lsi Logic Corporation Method for providing clock-net aware dummy metal using dummy regions
JP4620942B2 (ja) * 2003-08-21 2011-01-26 川崎マイクロエレクトロニクス株式会社 半導体集積回路のレイアウト方法、そのレイアウト構造、およびフォトマスク
JP3993545B2 (ja) * 2003-09-04 2007-10-17 株式会社東芝 パターンの作製方法、半導体装置の製造方法、パターンの作製システム、セルライブラリ、フォトマスクの製造方法
US7086020B2 (en) * 2003-12-11 2006-08-01 International Business Machines Corporation Circuits and methods for matching device characteristics for analog and mixed-signal designs
US7131094B2 (en) * 2003-12-12 2006-10-31 Hewlett-Packard Development Company, Lp. Method and system for automatically extracting data from a textual bump map
US7098054B2 (en) * 2004-02-20 2006-08-29 International Business Machines Corporation Method and structure for determining thermal cycle reliability
JP2007536581A (ja) * 2004-05-07 2007-12-13 メンター・グラフィクス・コーポレーション プロセス変動バンドを用いた集積回路レイアウト設計法
US7269818B2 (en) * 2005-01-06 2007-09-11 International Business Machines Corporation Circuit element function matching despite auto-generated dummy shapes
US7250363B2 (en) * 2005-05-09 2007-07-31 International Business Machines Corporation Aligned dummy metal fill and hole shapes
US7305643B2 (en) * 2005-05-12 2007-12-04 Freescale Semiconductor, Inc. Method of tiling analog circuits that include resistors and capacitors

Also Published As

Publication number Publication date
US7269818B2 (en) 2007-09-11
US20080022248A1 (en) 2008-01-24
WO2006073758A2 (en) 2006-07-13
EP1846851A4 (en) 2009-11-04
US20060150139A1 (en) 2006-07-06
US7721248B2 (en) 2010-05-18
WO2006073758A3 (en) 2007-03-01
EP1846851A2 (en) 2007-10-24
CN101099154A (zh) 2008-01-02
JP4317576B2 (ja) 2009-08-19
JP2008527712A (ja) 2008-07-24

Similar Documents

Publication Publication Date Title
Kahng et al. VLSI physical design: from graph partitioning to timing closure
CN107025320B (zh) 考虑复杂着色规则的多重图案化布局分解
US20090138835A1 (en) Identifying layout regions susceptible to fabrication issues by using range patterns
CN110546635A (zh) 使用与单元级布局相关的应力效应的单元放置和布线
US9898567B2 (en) Automatic layout modification tool with non-uniform grids
US10817635B2 (en) Multiple patterning method for semiconductor devices
US11003828B1 (en) System and method for layout analysis using point of interest patterns and properties
CN103093020A (zh) 访问设计规则和设计特征库的方法、系统和软件
Du et al. DSA-aware detailed routing for via layer optimization
CN108205601A (zh) 集成电路、设计集成电路的计算系统和计算机实施的方法
US20200004914A1 (en) Integrated circuit structure, layout diagram method, and system
CN105488244A (zh) 用于设计半导体装置的方法和系统
US7555736B2 (en) Method and system for using pattern matching to process an integrated circuit design
CN111125984A (zh) 集成电路设计方法
US8296706B2 (en) Handling two-dimensional constraints in integrated circuit layout
US7721248B2 (en) Circuit element function matching despite auto-generated dummy shapes
TWI692698B (zh) 產生半導體電路布局的方法與系統和用於設計半導體裝置的系統
US9245076B2 (en) Orthogonal circuit element routing
JP2013109498A (ja) 設計支援装置
US20140282292A1 (en) Surface topography enhanced pattern (step) matching
US8875063B2 (en) Mask layout formation
CN109872990B (zh) 半导体装置及其制造方法
US7861208B2 (en) Structure for partitioned dummy fill shapes for reduced mask bias with alternating phase shift masks
US10055531B2 (en) Layout checking method for advanced double patterning photolithography with multiple spacing criteria
US9268893B2 (en) Photolithography mask synthesis for spacer patterning

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20171107

Address after: Grand Cayman, Cayman Islands

Patentee after: GLOBALFOUNDRIES INC.

Address before: American New York

Patentee before: Core USA second LLC

Effective date of registration: 20171107

Address after: American New York

Patentee after: Core USA second LLC

Address before: American New York

Patentee before: International Business Machines Corp.

TR01 Transfer of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20121212

Termination date: 20191216

CF01 Termination of patent right due to non-payment of annual fee