CN1010619B - 数字数据处理系统高速缓冲存储器内容的失效标记 - Google Patents

数字数据处理系统高速缓冲存储器内容的失效标记

Info

Publication number
CN1010619B
CN1010619B CN87106353A CN87106353A CN1010619B CN 1010619 B CN1010619 B CN 1010619B CN 87106353 A CN87106353 A CN 87106353A CN 87106353 A CN87106353 A CN 87106353A CN 1010619 B CN1010619 B CN 1010619B
Authority
CN
China
Prior art keywords
address
control signal
cache memory
bus
mentioned
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CN87106353A
Other languages
English (en)
Chinese (zh)
Other versions
CN87106353A (zh
Inventor
保罗·鲁宾菲尔德
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of CN87106353A publication Critical patent/CN87106353A/zh
Publication of CN1010619B publication Critical patent/CN1010619B/zh
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G06F12/0835—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means for main memory peripheral accesses (e.g. I/O or DMA)

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Communication Control (AREA)
  • Computer And Data Communications (AREA)
CN87106353A 1986-09-18 1987-09-17 数字数据处理系统高速缓冲存储器内容的失效标记 Expired CN1010619B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US908825 1986-09-18
US06/908,825 US4814981A (en) 1986-09-18 1986-09-18 Cache invalidate protocol for digital data processing system

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN90107094A Division CN1019236B (zh) 1986-09-18 1987-09-17 数字数据处理系统高速缓冲存储器内容的失效标记

Publications (2)

Publication Number Publication Date
CN87106353A CN87106353A (zh) 1988-06-08
CN1010619B true CN1010619B (zh) 1990-11-28

Family

ID=25426287

Family Applications (2)

Application Number Title Priority Date Filing Date
CN87106353A Expired CN1010619B (zh) 1986-09-18 1987-09-17 数字数据处理系统高速缓冲存储器内容的失效标记
CN90107094A Expired CN1019236B (zh) 1986-09-18 1987-09-17 数字数据处理系统高速缓冲存储器内容的失效标记

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN90107094A Expired CN1019236B (zh) 1986-09-18 1987-09-17 数字数据处理系统高速缓冲存储器内容的失效标记

Country Status (10)

Country Link
US (1) US4814981A (de)
EP (1) EP0261029B1 (de)
JP (1) JPH0640317B2 (de)
CN (2) CN1010619B (de)
AT (1) ATE93074T1 (de)
AU (1) AU603601B2 (de)
BR (1) BR8705181A (de)
CA (1) CA1296106C (de)
DE (1) DE3786967T2 (de)
IE (1) IE872521L (de)

Families Citing this family (73)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2590699B1 (fr) * 1985-11-25 1994-07-01 Nec Corp Systeme assurant la coherence pour les contenus d'une antememoire
WO1988002888A1 (en) * 1986-10-17 1988-04-21 Fujitsu Limited Data transfer system having transfer discrimination circuit
US5325513A (en) * 1987-02-23 1994-06-28 Kabushiki Kaisha Toshiba Apparatus for selectively accessing different memory types by storing memory correlation information in preprocessing mode and using the information in processing mode
US5091845A (en) * 1987-02-24 1992-02-25 Digital Equipment Corporation System for controlling the storage of information in a cache memory
US5003459A (en) * 1988-04-01 1991-03-26 Digital Equipment Corporation Cache memory system
EP0346917A3 (de) * 1988-06-17 1990-11-07 Modular Computer Systems Inc. Buszyklusdiebstahlverfahren für die gleichzeitige Ausführung von CPU- und I/O-Verarbeitung
US5058006A (en) * 1988-06-27 1991-10-15 Digital Equipment Corporation Method and apparatus for filtering invalidate requests
US5119485A (en) * 1989-05-15 1992-06-02 Motorola, Inc. Method for data bus snooping in a data processing system by selective concurrent read and invalidate cache operation
US5450564A (en) * 1990-05-04 1995-09-12 Unisys Corporation Method and apparatus for cache memory access with separate fetch and store queues
US5261105A (en) * 1990-05-04 1993-11-09 Thinking Machines Corporation System for transferring blocks of data among diverse units having cycle identifier signals to identify different phase of data transfer operations
US5251310A (en) * 1990-06-29 1993-10-05 Digital Equipment Corporation Method and apparatus for exchanging blocks of information between a cache memory and a main memory
US5371872A (en) * 1991-10-28 1994-12-06 International Business Machines Corporation Method and apparatus for controlling operation of a cache memory during an interrupt
GB2271201B (en) * 1992-10-01 1995-12-13 Digital Equipment Int Low-overhead,non-coherent cache refreshment mechanism
US5649162A (en) * 1993-05-24 1997-07-15 Micron Electronics, Inc. Local bus interface
US5813028A (en) * 1993-10-12 1998-09-22 Texas Instruments Incorporated Cache read miss request invalidation prevention method
JP2882266B2 (ja) * 1993-12-28 1999-04-12 株式会社日立製作所 信号伝送装置及び回路ブロック
US5586297A (en) * 1994-03-24 1996-12-17 Hewlett-Packard Company Partial cache line write transactions in a computing system with a write back cache
US5630094A (en) * 1995-01-20 1997-05-13 Intel Corporation Integrated bus bridge and memory controller that enables data streaming to a shared memory of a computer system using snoop ahead transactions
US5778431A (en) * 1995-12-19 1998-07-07 Advanced Micro Devices, Inc. System and apparatus for partially flushing cache memory
US6601189B1 (en) 1999-10-01 2003-07-29 Stmicroelectronics Limited System and method for communicating with an integrated circuit
US6487683B1 (en) 1999-10-01 2002-11-26 Stmicroelectronics Limited Microcomputer debug architecture and method
US6598128B1 (en) 1999-10-01 2003-07-22 Hitachi, Ltd. Microprocessor having improved memory management unit and cache memory
US6693914B1 (en) 1999-10-01 2004-02-17 Stmicroelectronics, Inc. Arbitration mechanism for packet transmission
US6546480B1 (en) 1999-10-01 2003-04-08 Hitachi, Ltd. Instructions for arithmetic operations on vectored data
US6918065B1 (en) 1999-10-01 2005-07-12 Hitachi, Ltd. Method for compressing and decompressing trace information
US6412047B2 (en) 1999-10-01 2002-06-25 Stmicroelectronics, Inc. Coherency protocol
US6701405B1 (en) 1999-10-01 2004-03-02 Hitachi, Ltd. DMA handshake protocol
US6928073B2 (en) * 1999-10-01 2005-08-09 Stmicroelectronics Ltd. Integrated circuit implementing packet transmission
US7260745B1 (en) 1999-10-01 2007-08-21 Stmicroelectronics Ltd. Detection of information on an interconnect
US6449712B1 (en) 1999-10-01 2002-09-10 Hitachi, Ltd. Emulating execution of smaller fixed-length branch/delay slot instructions with a sequence of larger fixed-length instructions
US6463553B1 (en) 1999-10-01 2002-10-08 Stmicroelectronics, Ltd. Microcomputer debug architecture and method
US6553460B1 (en) 1999-10-01 2003-04-22 Hitachi, Ltd. Microprocessor having improved memory management unit and cache memory
US6665816B1 (en) 1999-10-01 2003-12-16 Stmicroelectronics Limited Data shift register
US6629115B1 (en) 1999-10-01 2003-09-30 Hitachi, Ltd. Method and apparatus for manipulating vectored data
US6779145B1 (en) 1999-10-01 2004-08-17 Stmicroelectronics Limited System and method for communicating with an integrated circuit
US6530047B1 (en) 1999-10-01 2003-03-04 Stmicroelectronics Limited System and method for communicating with an integrated circuit
US6457118B1 (en) 1999-10-01 2002-09-24 Hitachi Ltd Method and system for selecting and using source operands in computer system instructions
US6772325B1 (en) * 1999-10-01 2004-08-03 Hitachi, Ltd. Processor architecture and operation for exploiting improved branch control instruction
US6590907B1 (en) 1999-10-01 2003-07-08 Stmicroelectronics Ltd. Integrated circuit with additional ports
US6298394B1 (en) 1999-10-01 2001-10-02 Stmicroelectronics, Ltd. System and method for capturing information on an interconnect in an integrated circuit
US6684348B1 (en) 1999-10-01 2004-01-27 Hitachi, Ltd. Circuit for processing trace information
US6351803B2 (en) 1999-10-01 2002-02-26 Hitachi Ltd. Mechanism for power efficient processing in a pipeline processor
US6408381B1 (en) 1999-10-01 2002-06-18 Hitachi, Ltd. Mechanism for fast access to control space in a pipeline processor
US6598177B1 (en) 1999-10-01 2003-07-22 Stmicroelectronics Ltd. Monitoring error conditions in an integrated circuit
US7072817B1 (en) * 1999-10-01 2006-07-04 Stmicroelectronics Ltd. Method of designing an initiator in an integrated circuit
US6633971B2 (en) 1999-10-01 2003-10-14 Hitachi, Ltd. Mechanism for forward data in a processor pipeline using a single pipefile connected to the pipeline
US6349371B1 (en) 1999-10-01 2002-02-19 Stmicroelectronics Ltd. Circuit for storing information
US6629207B1 (en) 1999-10-01 2003-09-30 Hitachi, Ltd. Method for loading instructions or data into a locked way of a cache memory
US7000078B1 (en) 1999-10-01 2006-02-14 Stmicroelectronics Ltd. System and method for maintaining cache coherency in a shared memory system
US6412043B1 (en) 1999-10-01 2002-06-25 Hitachi, Ltd. Microprocessor having improved memory management unit and cache memory
US7266728B1 (en) 1999-10-01 2007-09-04 Stmicroelectronics Ltd. Circuit for monitoring information on an interconnect
US7793261B1 (en) 1999-10-01 2010-09-07 Stmicroelectronics Limited Interface for transferring debug information
US6434665B1 (en) 1999-10-01 2002-08-13 Stmicroelectronics, Inc. Cache memory store buffer
US6542983B1 (en) 1999-10-01 2003-04-01 Hitachi, Ltd. Microcomputer/floating point processor interface and method
US6591369B1 (en) 1999-10-01 2003-07-08 Stmicroelectronics, Ltd. System and method for communicating with an integrated circuit
US6615370B1 (en) 1999-10-01 2003-09-02 Hitachi, Ltd. Circuit for storing trace information
US6820195B1 (en) 1999-10-01 2004-11-16 Hitachi, Ltd. Aligning load/store data with big/little endian determined rotation distance control
US6826191B1 (en) 1999-10-01 2004-11-30 Stmicroelectronics Ltd. Packets containing transaction attributes
US6557119B1 (en) 1999-10-01 2003-04-29 Stmicroelectronics Limited Microcomputer debug architecture and method
US6502210B1 (en) 1999-10-01 2002-12-31 Stmicroelectronics, Ltd. Microcomputer debug architecture and method
US6460174B1 (en) 1999-10-01 2002-10-01 Stmicroelectronics, Ltd. Methods and models for use in designing an integrated circuit
US6567932B2 (en) 1999-10-01 2003-05-20 Stmicroelectronics Limited System and method for communicating with an integrated circuit
US6732307B1 (en) 1999-10-01 2004-05-04 Hitachi, Ltd. Apparatus and method for storing trace information
US6859891B2 (en) 1999-10-01 2005-02-22 Stmicroelectronics Limited Apparatus and method for shadowing processor information
JP2001142692A (ja) * 1999-10-01 2001-05-25 Hitachi Ltd ２つの異なる固定長命令セットを実行するマイクロプロセッサ、マイクロコンピュータおよび命令実行方法
US6574651B1 (en) 1999-10-01 2003-06-03 Hitachi, Ltd. Method and apparatus for arithmetic operation on vectored data
US7310706B1 (en) * 2001-06-01 2007-12-18 Mips Technologies, Inc. Random cache line refill
US8799429B1 (en) 2008-05-06 2014-08-05 American Megatrends, Inc. Boot acceleration by consolidating client-specific boot data in a data storage system
US9009413B2 (en) * 2012-12-21 2015-04-14 Intel Corporation Method and apparatus to implement lazy flush in a virtually tagged cache memory
EP3249541B1 (de) * 2016-05-27 2020-07-08 NXP USA, Inc. Datenprozessor
US10970215B1 (en) 2019-12-03 2021-04-06 International Business Machines Corporation Cache snooping mode extending coherence protection for certain requests
US11157408B2 (en) 2019-12-17 2021-10-26 International Business Machines Corporation Cache snooping mode extending coherence protection for certain requests
US11157409B2 (en) 2019-12-17 2021-10-26 International Business Machines Corporation Cache snooping mode extending coherence protection for certain requests

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4195340A (en) * 1977-12-22 1980-03-25 Honeywell Information Systems Inc. First in first out activity queue for a cache store
US4161024A (en) * 1977-12-22 1979-07-10 Honeywell Information Systems Inc. Private cache-to-CPU interface in a bus oriented data processing system
US4161782A (en) * 1977-12-23 1979-07-17 Otis Engineering Corporation Microprocessor computerized pressure/temperature/time down-hole recorder
GB2030739B (en) * 1978-09-29 1982-06-30 Nat Res Dev Computer store arrangements
US4471429A (en) * 1979-12-14 1984-09-11 Honeywell Information Systems, Inc. Apparatus for cache clearing
US4349871A (en) * 1980-01-28 1982-09-14 Digital Equipment Corporation Duplicate tag store for cached multiprocessor system
JPS5724086A (en) * 1980-07-16 1982-02-08 Fujitsu Ltd Repealing cotrol system of buffer memory
US4419725A (en) * 1980-11-14 1983-12-06 Sperry Corporation Cache/disk subsystem with tagalong copy
US4439829A (en) * 1981-01-07 1984-03-27 Wang Laboratories, Inc. Data processing machine with improved cache memory management
SE445270B (sv) * 1981-01-07 1986-06-09 Wang Laboratories Dator med ett fickminne, vars arbetscykel er uppdelad i tva delcykler
US4410944A (en) * 1981-03-24 1983-10-18 Burroughs Corporation Apparatus and method for maintaining cache memory integrity in a shared memory environment
US4426682A (en) * 1981-05-22 1984-01-17 Harris Corporation Fast cache flush mechanism
US4464712A (en) * 1981-07-06 1984-08-07 International Business Machines Corporation Second level cache replacement method and apparatus
US4458310A (en) * 1981-10-02 1984-07-03 At&T Bell Laboratories Cache memory using a lowest priority replacement circuit
US4504902A (en) * 1982-03-25 1985-03-12 At&T Bell Laboratories Cache arrangement for direct memory access block transfer
US4567578A (en) * 1982-09-08 1986-01-28 Harris Corporation Cache memory flush scheme
EP0128945B1 (de) * 1982-12-09 1991-01-30 Sequoia Systems, Inc. Sicherstellungsspeichersystem
US4607331A (en) * 1983-05-13 1986-08-19 Motorola, Inc. Method and apparatus for implementing an algorithm associated with stored information
US4648030A (en) * 1983-09-22 1987-03-03 Digital Equipment Corporation Cache invalidation mechanism for multiprocessor systems
US4713755A (en) * 1985-06-28 1987-12-15 Hewlett-Packard Company Cache memory consistency control with explicit software instructions
JPS62266634A (ja) * 1986-05-14 1987-11-19 Yokogawa Electric Corp キヤツシユメモリのアクセス制御回路

Also Published As

Publication number Publication date
DE3786967T2 (de) 1994-01-13
CN1048459A (zh) 1991-01-09
EP0261029A2 (de) 1988-03-23
CN87106353A (zh) 1988-06-08
JPS63163940A (ja) 1988-07-07
US4814981A (en) 1989-03-21
CN1019236B (zh) 1992-11-25
AU7793687A (en) 1988-03-24
EP0261029A3 (en) 1990-05-23
ATE93074T1 (de) 1993-08-15
AU603601B2 (en) 1990-11-22
IE872521L (en) 1988-03-18
EP0261029B1 (de) 1993-08-11
DE3786967D1 (de) 1993-09-16
CA1296106C (en) 1992-02-18
BR8705181A (pt) 1988-05-24
JPH0640317B2 (ja) 1994-05-25

Similar Documents

Publication Publication Date Title
CN1010619B (zh) 数字数据处理系统高速缓冲存储器内容的失效标记
DE3751426T2 (de) Busschnittstellenschaltung für digitalen Datenprozessor.
EP0681240B1 (de) Anordnung mit Duplikat des Cache-Etikettenspeichers
US4674033A (en) Multiprocessor system having a shared memory for enhanced interprocessor communication
DE3751514T2 (de) Adressieranordnung für RAM-Puffer-Steuereinrichtung.
US4080651A (en) Memory control processor
DE69132652T2 (de) Rechnerdatenleitweglenkungssystem
US5386540A (en) Method and apparatus for transferring data within a computer using a burst sequence which includes modified bytes and a minimum number of unmodified bytes
DE3854369T2 (de) Zentralprozessoreinheit für digitale datenverarbeitungsanordnung mit cache-speicherverwaltungsvorrichtung.
DE68928040T2 (de) Pufferspeichersubsystem für Peripheriesteuerungen und Verfahren
KR920007950B1 (ko) 다이렉트 메모리 액세스 제어장치
JPH01500377A (ja) ２個のシステムクロックサイクルを利用する書込み動作をもったキャッシュメモリユニットを供与する装置及び方法
US5249297A (en) Methods and apparatus for carrying out transactions in a computer system
DE3854770T2 (de) Busadapter für digitales Rechensystem
CA1279407C (en) Buffer storage control system
DE3650782T2 (de) Anordnung von Cachespeicherverwaltungseinheiten
DE10306285A1 (de) Mikrocomputersystem
IE61307B1 (en) Method to execute two instruction sequences in an order determined in advance
EP0522728B1 (de) Verfahren zum effizienten Zugriff von Daten in einer Verknüpfungstabelle
DE19914487A1 (de) Verfahren und Vorrichtung zum Sicherstellen der Datenkonsistenz zwischen einem Ein/Ausgabekanal und einem Prozessor
EP0321775B1 (de) Sicheres Datenverarbeitungssystem, das Artikelbausteine benutzt
US5212799A (en) Method and apparatus for storing a data block in multiple memory banks within a computer
KR910005379B1 (ko) 데이타처리시스템의 주기억장치에서 제어기능분산을 위해 사용되는 메모리보드
US6317857B1 (en) System and method for utilizing checksums to recover data
DE3854925T2 (de) Bestimmungssteuerlogik für die arithmetische und logische einheit eines digitaldatenprozessors

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C13 Decision
GR02 Examined patent application
C14 Grant of patent or utility model
GR01 Patent grant
C19 Lapse of patent right due to non-payment of the annual fee
CF01 Termination of patent right due to non-payment of annual fee