CN100419701C - 针对故障状态的自主总线重新配置的方法和装置 - Google Patents

针对故障状态的自主总线重新配置的方法和装置 Download PDF

Info

Publication number
CN100419701C
CN100419701C CNB2004800261966A CN200480026196A CN100419701C CN 100419701 C CN100419701 C CN 100419701C CN B2004800261966 A CNB2004800261966 A CN B2004800261966A CN 200480026196 A CN200480026196 A CN 200480026196A CN 100419701 C CN100419701 C CN 100419701C
Authority
CN
China
Prior art keywords
signal
fault
electronic unit
bus
data block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2004800261966A
Other languages
English (en)
Chinese (zh)
Other versions
CN1849589A (zh
Inventor
约翰·M·博肯哈根
劳拉·M·宗布伦南
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CN1849589A publication Critical patent/CN1849589A/zh
Application granted granted Critical
Publication of CN100419701C publication Critical patent/CN100419701C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/2002—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant
    • G06F11/2005—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant using redundant communication controllers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Debugging And Monitoring (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Small-Scale Networks (AREA)
  • Dc Digital Transmission (AREA)
CNB2004800261966A 2003-09-11 2004-09-10 针对故障状态的自主总线重新配置的方法和装置 Expired - Fee Related CN100419701C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/660,217 US7392445B2 (en) 2003-09-11 2003-09-11 Autonomic bus reconfiguration for fault conditions
US10/660,217 2003-09-11

Publications (2)

Publication Number Publication Date
CN1849589A CN1849589A (zh) 2006-10-18
CN100419701C true CN100419701C (zh) 2008-09-17

Family

ID=34273623

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2004800261966A Expired - Fee Related CN100419701C (zh) 2003-09-11 2004-09-10 针对故障状态的自主总线重新配置的方法和装置

Country Status (9)

Country Link
US (1) US7392445B2 (enExample)
EP (1) EP1683018B1 (enExample)
JP (1) JP4392025B2 (enExample)
KR (1) KR20060061359A (enExample)
CN (1) CN100419701C (enExample)
AT (1) ATE367606T1 (enExample)
DE (1) DE602004007681T2 (enExample)
TW (1) TWI300527B (enExample)
WO (1) WO2005024633A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070233930A1 (en) * 2006-03-14 2007-10-04 International Business Machines Corporation System and method of resizing PCI Express bus widths on-demand
US8953292B2 (en) * 2007-05-30 2015-02-10 Infineon Technologies Ag Bus interface and method for short-circuit detection
JP5099222B2 (ja) * 2008-05-30 2012-12-19 富士通株式会社 情報処理装置、転送回路及び情報処理装置のエラー制御方法
JP5163298B2 (ja) * 2008-06-04 2013-03-13 富士通株式会社 情報処理装置、データ伝送装置及びデータ伝送方法
KR101593702B1 (ko) * 2009-03-22 2016-02-15 엘지전자 주식회사 무선 통신 시스템에서 참조 신호 전송 방법 및 장치
WO2015006946A1 (en) * 2013-07-18 2015-01-22 Advanced Micro Devices, Inc. Partitionable data bus
US9454419B2 (en) 2013-07-18 2016-09-27 Advanced Micro Devices, Inc. Partitionable data bus
US10642951B1 (en) * 2018-03-07 2020-05-05 Xilinx, Inc. Register pull-out for sequential circuit blocks in circuit designs

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5440538A (en) * 1993-09-23 1995-08-08 Massachusetts Institute Of Technology Communication system with redundant links and data bit time multiplexing
US5717852A (en) * 1993-03-10 1998-02-10 Hitachi, Ltd. Multiple bus control method and a system thereof
US6018810A (en) * 1997-12-12 2000-01-25 Compaq Computer Corporation Fault-tolerant interconnection means in a computer system
CN1423198A (zh) * 2001-11-29 2003-06-11 三星电子株式会社 用于有效地补偿故障信号线的数据总线装置和控制方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2473820A1 (fr) * 1980-01-11 1981-07-17 Telecommunications Sa Procede et systeme d'initialisation de la securisation d'une ligne d'une artere de transmission numerique
JP2825630B2 (ja) * 1990-09-07 1998-11-18 株式会社日立製作所 回線切替方式
US5678065A (en) * 1994-09-19 1997-10-14 Advanced Micro Devices, Inc. Computer system employing an enable line for selectively adjusting a peripheral bus clock frequency
US5875301A (en) * 1994-12-19 1999-02-23 Apple Computer, Inc. Method and apparatus for the addition and removal of nodes from a common interconnect
US5867645A (en) 1996-09-30 1999-02-02 Compaq Computer Corp. Extended-bus functionality in conjunction with non-extended-bus functionality in the same bus system
US6366557B1 (en) * 1997-10-31 2002-04-02 Nortel Networks Limited Method and apparatus for a Gigabit Ethernet MAC (GMAC)
JP3994360B2 (ja) * 1998-05-20 2007-10-17 ソニー株式会社 情報処理装置、情報処理方法、および記録媒体
US7100071B2 (en) * 1998-07-16 2006-08-29 Hewlett-Packard Development Company, L.P. System and method for allocating fail-over memory
US6466718B1 (en) * 1999-12-29 2002-10-15 Emc Corporation Method and apparatus for transmitting fiber-channel and non-fiber channel signals through common cable
US6574753B1 (en) * 2000-01-10 2003-06-03 Emc Corporation Peer link fault isolation
JP2003014819A (ja) * 2001-07-03 2003-01-15 Matsushita Electric Ind Co Ltd 半導体配線基板，半導体デバイス，半導体デバイスのテスト方法及びその実装方法
US6898730B1 (en) * 2001-11-30 2005-05-24 Western Digital Technologies, Inc. System and method for fail-over switching in a disk storage medium
JP4188602B2 (ja) * 2002-01-10 2008-11-26 株式会社日立製作所 クラスタ型ディスク制御装置及びその制御方法
US6918068B2 (en) * 2002-04-08 2005-07-12 Harris Corporation Fault-tolerant communications system and associated methods
US7362697B2 (en) * 2003-01-09 2008-04-22 International Business Machines Corporation Self-healing chip-to-chip interface
US7194581B2 (en) * 2003-06-03 2007-03-20 Intel Corporation Memory channel with hot add/remove

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5717852A (en) * 1993-03-10 1998-02-10 Hitachi, Ltd. Multiple bus control method and a system thereof
US5440538A (en) * 1993-09-23 1995-08-08 Massachusetts Institute Of Technology Communication system with redundant links and data bit time multiplexing
US6018810A (en) * 1997-12-12 2000-01-25 Compaq Computer Corporation Fault-tolerant interconnection means in a computer system
CN1423198A (zh) * 2001-11-29 2003-06-11 三星电子株式会社 用于有效地补偿故障信号线的数据总线装置和控制方法

Also Published As

Publication number Publication date
US7392445B2 (en) 2008-06-24
DE602004007681T2 (de) 2008-04-30
DE602004007681D1 (de) 2007-08-30
KR20060061359A (ko) 2006-06-07
JP2007505380A (ja) 2007-03-08
TWI300527B (en) 2008-09-01
ATE367606T1 (de) 2007-08-15
EP1683018A1 (en) 2006-07-26
WO2005024633A1 (en) 2005-03-17
TW200516402A (en) 2005-05-16
CN1849589A (zh) 2006-10-18
JP4392025B2 (ja) 2009-12-24
US20050058086A1 (en) 2005-03-17
EP1683018B1 (en) 2007-07-18

Similar Documents

Publication Publication Date Title
US8799702B2 (en) Cable redundancy and failover for multi-lane PCI express IO interconnections
US8645746B2 (en) Cable redundancy and failover for multi-lane PCI express IO interconnections
US6131169A (en) Reliability of crossbar switches in an information processing system
US9009556B2 (en) Error correction and recovery in chained memory architectures
US8090976B2 (en) Error correction for digital systems
EP0282628A2 (en) Dual path bus structure for computer interconnection
US7574540B2 (en) Managing management controller communications
US20100005335A1 (en) Microprocessor interface with dynamic segment sparing and repair
US7107343B2 (en) Method and apparatus for improved RAID 1 write performance in low cost systems
CN100419701C (zh) 针对故障状态的自主总线重新配置的方法和装置
US20040162928A1 (en) High speed multiple ported bus interface reset control system
JP2002196890A (ja) 高稼働率記憶システム
US7328368B2 (en) Dynamic interconnect width reduction to improve interconnect availability
US20040177198A1 (en) High speed multiple ported bus interface expander control system
US8639967B2 (en) Controlling apparatus, method for controlling apparatus and information processing apparatus
US20040162927A1 (en) High speed multiple port data bus interface architecture
EP1733306A2 (en) Techniques for maintaining operation of a data storage system during a failure
JP4497963B2 (ja) ストレージ装置
CN101189593A (zh) 在多路复用的地址/数据总线上进行地址传输期间传送冗余数据的方法
JP4067945B2 (ja) 半導体集積回路、記憶制御装置
US7660334B1 (en) Single printed circuit board configuration for a data storage system
KR20050074315A (ko) 데이터 통신에서의 갭을 처리하는 방법
KR101273875B1 (ko) 데이터전송 제어방법 및 그 장치
JPH04157549A (ja) バス管理方式
JP2004234204A (ja) 電子機器

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20080917

Termination date: 20100910