CH541207A - Einrichtung zum Speichern und Übertragen einer Information - Google Patents
Einrichtung zum Speichern und Übertragen einer InformationInfo
- Publication number
- CH541207A CH541207A CH1544371A CH1544371A CH541207A CH 541207 A CH541207 A CH 541207A CH 1544371 A CH1544371 A CH 1544371A CH 1544371 A CH1544371 A CH 1544371A CH 541207 A CH541207 A CH 541207A
- Authority
- CH
- Switzerland
- Prior art keywords
- electrode
- zone
- electrodes
- semiconductor
- potential
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D44/00—Charge transfer devices
- H10D44/40—Charge-coupled devices [CCD]
- H10D44/45—Charge-coupled devices [CCD] having field effect produced by insulated gate electrodes
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
- G11C19/282—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements with charge storage in a depletion layer, i.e. charge coupled devices [CCD]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/0806—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using charge transfer devices (DTC, CCD)
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/891—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D44/00, e.g. integration of charge-coupled devices [CCD] or charge injection devices [CID
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Power Engineering (AREA)
- Solid State Image Pick-Up Elements (AREA)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US8299370A | 1970-10-22 | 1970-10-22 | |
US8295970A | 1970-10-22 | 1970-10-22 | |
US11462471A | 1971-02-11 | 1971-02-11 | |
US05/114,625 US4217600A (en) | 1970-10-22 | 1971-02-11 | Charge transfer logic apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
CH541207A true CH541207A (de) | 1973-08-31 |
Family
ID=27491750
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CH1544371A CH541207A (de) | 1970-10-22 | 1971-10-22 | Einrichtung zum Speichern und Übertragen einer Information |
Country Status (9)
Country | Link |
---|---|
JP (1) | JPS5026910B1 (enrdf_load_stackoverflow) |
BE (1) | BE774198A (enrdf_load_stackoverflow) |
CH (1) | CH541207A (enrdf_load_stackoverflow) |
DE (1) | DE2151898C3 (enrdf_load_stackoverflow) |
FR (1) | FR2111771B1 (enrdf_load_stackoverflow) |
IE (1) | IE35684B1 (enrdf_load_stackoverflow) |
IT (1) | IT942728B (enrdf_load_stackoverflow) |
NL (1) | NL163060C (enrdf_load_stackoverflow) |
SE (1) | SE370153B (enrdf_load_stackoverflow) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3988773A (en) * | 1970-10-28 | 1976-10-26 | General Electric Company | Self-registered surface charge receive and regeneration devices and methods |
US4646119A (en) * | 1971-01-14 | 1987-02-24 | Rca Corporation | Charge coupled circuits |
JPS5318155B2 (enrdf_load_stackoverflow) * | 1971-12-29 | 1978-06-13 | ||
US3806772A (en) * | 1972-02-07 | 1974-04-23 | Fairchild Camera Instr Co | Charge coupled amplifier |
US3777186A (en) * | 1972-07-03 | 1973-12-04 | Ibm | Charge transfer logic device |
CA1105139A (en) * | 1976-12-08 | 1981-07-14 | Ronald E. Crochiere | Charge transfer device having linear differential charge-splitting input |
JPS5842080U (ja) * | 1981-09-16 | 1983-03-19 | 凸版印刷株式会社 | 証券 |
-
1971
- 1971-09-30 IE IE1223/71A patent/IE35684B1/xx unknown
- 1971-10-07 SE SE12700/71A patent/SE370153B/xx unknown
- 1971-10-19 DE DE2151898A patent/DE2151898C3/de not_active Expired
- 1971-10-20 BE BE774198A patent/BE774198A/xx unknown
- 1971-10-21 FR FR7137912A patent/FR2111771B1/fr not_active Expired
- 1971-10-21 NL NL7114503.A patent/NL163060C/xx not_active IP Right Cessation
- 1971-10-21 IT IT70468/71A patent/IT942728B/it active
- 1971-10-22 CH CH1544371A patent/CH541207A/de not_active IP Right Cessation
- 1971-10-22 JP JP46083886A patent/JPS5026910B1/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
BE774198A (fr) | 1972-02-14 |
DE2151898B2 (de) | 1975-01-30 |
DE2151898A1 (de) | 1972-05-18 |
FR2111771A1 (enrdf_load_stackoverflow) | 1972-06-09 |
NL7114503A (enrdf_load_stackoverflow) | 1972-04-25 |
JPS5026910B1 (enrdf_load_stackoverflow) | 1975-09-04 |
FR2111771B1 (enrdf_load_stackoverflow) | 1976-09-03 |
IT942728B (it) | 1973-04-02 |
DE2151898C3 (de) | 1975-09-11 |
IE35684L (en) | 1972-04-22 |
NL163060C (nl) | 1980-07-15 |
NL163060B (nl) | 1980-02-15 |
AU3413271A (en) | 1973-04-05 |
IE35684B1 (en) | 1976-04-28 |
SE370153B (enrdf_load_stackoverflow) | 1974-09-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69120440T2 (de) | Mehrfachgatter-Dünnfilmtransistor | |
DE2833921C2 (enrdf_load_stackoverflow) | ||
DE2853736C2 (de) | Feldeffektanordnung | |
DE68910458T2 (de) | Monolithischer Zweiwegschalter mit MOS-Leistungstransistoren. | |
DE2501934A1 (de) | Halbleiter-speicheranordnung | |
DE3886025T2 (de) | Ladungsübertragungsanordnung mit einer verbesserten Ausgangsstufe. | |
DE2412699A1 (de) | Halbleiteranordnung | |
DE2827165C3 (de) | Bistabile Kippstufe mit fixierbarem Schaltzustand | |
DE2325870A1 (de) | Anordnung zur durchfuehrung von logischen verknuepfungen mit ladungsgekoppelten schaltungsstrukturen | |
DE2504088C2 (de) | Ladungsgekoppelte Anordnung | |
DE2740203C2 (de) | Ladungsgekoppelte Halbleiteranordnung | |
DE2252148C3 (de) | Ladungsgekoppelte Halbleiteranordnung und Verfahren zu ihrem Betrieb | |
DE3243565A1 (de) | Ladungsgekoppelte anordnung | |
DE2528316A1 (de) | Von einer ladungsuebertragungsvorrichtung gebildete signalverarbeitungsanordnung | |
DE2638976A1 (de) | Ladungsuebertragungsanordnung | |
DE2201028B2 (de) | Verfahren zum Betrieb eines Feldeffekttransistors und Feldeffekttransistor zur Ausübung dieses Verfahrens | |
CH541207A (de) | Einrichtung zum Speichern und Übertragen einer Information | |
DE2200455A1 (de) | Ladungsgekoppelte Halbleiterschaltung | |
DE2231565A1 (de) | Umsteuerbare zweiphasige ladungsgekoppelte baueinheit | |
DE2142721A1 (de) | Integrierte bistabile Speicherzelle | |
DE2613497A1 (de) | Informationsspeicher | |
DE3244322A1 (de) | Schnell arbeitender analog/digital-umsetzer | |
DE3343453C2 (enrdf_load_stackoverflow) | ||
DE2835692B2 (de) | Binäres logisches ODER-Glied für programmierte logische Anordnungen | |
DE3220084C2 (enrdf_load_stackoverflow) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PL | Patent ceased |