CA2259631A1 - Floating gate memory cell with charge leakage prevention - Google Patents

Floating gate memory cell with charge leakage prevention Download PDF

Info

Publication number
CA2259631A1
CA2259631A1 CA002259631A CA2259631A CA2259631A1 CA 2259631 A1 CA2259631 A1 CA 2259631A1 CA 002259631 A CA002259631 A CA 002259631A CA 2259631 A CA2259631 A CA 2259631A CA 2259631 A1 CA2259631 A1 CA 2259631A1
Authority
CA
Canada
Prior art keywords
floating gate
oxide
memory cell
gate
silicide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA002259631A
Other languages
English (en)
French (fr)
Inventor
Tsung-Ching Wu
Bradley J. Larsen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Atmel Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2259631A1 publication Critical patent/CA2259631A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42324Gate electrodes for transistors with a floating gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/788Field effect transistors with field effect produced by an insulated gate with floating gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/42Simultaneous manufacture of periphery and memory cells
    • H10B41/43Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor
    • H10B41/46Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor with an inter-gate dielectric layer also being used as part of the peripheral transistor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/42Simultaneous manufacture of periphery and memory cells
    • H10B41/49Simultaneous manufacture of periphery and memory cells comprising different types of peripheral transistor
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Non-Volatile Memory (AREA)
CA002259631A 1997-05-09 1998-04-30 Floating gate memory cell with charge leakage prevention Abandoned CA2259631A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US85369197A 1997-05-09 1997-05-09
US08/853,691 1997-05-09

Publications (1)

Publication Number Publication Date
CA2259631A1 true CA2259631A1 (en) 1998-11-12

Family

ID=25316673

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002259631A Abandoned CA2259631A1 (en) 1997-05-09 1998-04-30 Floating gate memory cell with charge leakage prevention

Country Status (7)

Country Link
EP (1) EP0934603A1 (ja)
JP (1) JP2000513879A (ja)
KR (1) KR20000023619A (ja)
CN (1) CN1227001A (ja)
CA (1) CA2259631A1 (ja)
NO (1) NO990075L (ja)
WO (1) WO1998050960A1 (ja)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6417046B1 (en) * 2000-05-05 2002-07-09 Taiwan Semiconductor Manufacturing Company Modified nitride spacer for solving charge retention issue in floating gate memory cell
KR100395755B1 (ko) * 2001-06-28 2003-08-21 삼성전자주식회사 비휘발성 메모리 소자 및 그 제조방법
CN100382317C (zh) * 2003-12-19 2008-04-16 应用智慧有限公司 间隙壁捕获型存储器
KR100634167B1 (ko) 2004-02-06 2006-10-16 삼성전자주식회사 반도체 소자 및 그 제조 방법
KR100699830B1 (ko) * 2004-12-16 2007-03-27 삼성전자주식회사 이레이즈 효율을 개선하는 비휘발성 메모리 소자 및 제조방법
JP4974880B2 (ja) * 2005-01-27 2012-07-11 スパンション エルエルシー 半導体装置及びその製造方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5479018A (en) * 1989-05-08 1995-12-26 Westinghouse Electric Corp. Back surface illuminated infrared detector
US5424567A (en) * 1991-05-15 1995-06-13 North American Philips Corporation Protected programmable transistor with reduced parasitic capacitances and method of fabrication

Also Published As

Publication number Publication date
EP0934603A1 (en) 1999-08-11
CN1227001A (zh) 1999-08-25
WO1998050960A1 (en) 1998-11-12
JP2000513879A (ja) 2000-10-17
KR20000023619A (ko) 2000-04-25
NO990075D0 (no) 1999-01-08
NO990075L (no) 1999-03-08

Similar Documents

Publication Publication Date Title
US6750525B2 (en) Non-volatile memory device having a metal-oxide-nitride-oxide-semiconductor gate structure
US5661054A (en) Method of forming a non-volatile memory array
US6300664B1 (en) Semiconductor device and method of fabricating the same
US6351017B1 (en) High voltage transistor with modified field implant mask
US6287907B1 (en) Method of manufacturing a flash memory having a select transistor
US7557008B2 (en) Method of making a non-volatile memory device
US7741697B2 (en) Semiconductor device structure for anti-fuse
JPH05218350A (ja) 半導体ウエハを加工してフローテイングゲートトランジスタを用いる不揮発性メモリーデバイスのアレイとcmosトランジスタを有する周辺領域とを形成する方法
US20020146885A1 (en) Method of fabricating a nitride read only memory cell
US6787419B2 (en) Method of forming an embedded memory including forming three silicon or polysilicon layers
US20120056257A1 (en) Non-Volatile Memory System with Modified Memory Cells
US6093607A (en) Method of forming sharp beak of poly by oxygen/fluorine implant to improve erase speed for split-gate flash
US20010028065A1 (en) Semiconductor device and method of fabricating the same
KR100348311B1 (ko) 비휘발성 메모리 소자 및 그 제조방법
US6492234B1 (en) Process for the selective formation of salicide on active areas of MOS devices
JP3425882B2 (ja) 半導体装置の製造方法
CA2259631A1 (en) Floating gate memory cell with charge leakage prevention
US7445992B2 (en) Method for fabricating cell structure of non-volatile memory device
US6448138B1 (en) Nonvolatile floating-gate memory devices, and process of fabrication
US6841460B2 (en) Anti-type dosage as LDD implant
KR0161393B1 (ko) 불휘발성 반도체 메모리장치의 제조방법
JPH0521805A (ja) 半導体装置の製造方法
KR100937666B1 (ko) 반도체 메모리의 제조 방법
JPH08321563A (ja) 不揮発性半導体記憶装置およびその製造方法
JPH10214951A (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
FZDE Discontinued