CA2052766A1 - Methodes et dispositif pour maintenir l'integrite d'une antememoire lors d'un transfert d'information entre une unite centrale et une rom mise en correspondance avec une ram - Google Patents
Methodes et dispositif pour maintenir l'integrite d'une antememoire lors d'un transfert d'information entre une unite centrale et une rom mise en correspondance avec une ramInfo
- Publication number
- CA2052766A1 CA2052766A1 CA2052766A CA2052766A CA2052766A1 CA 2052766 A1 CA2052766 A1 CA 2052766A1 CA 2052766 A CA2052766 A CA 2052766A CA 2052766 A CA2052766 A CA 2052766A CA 2052766 A1 CA2052766 A1 CA 2052766A1
- Authority
- CA
- Canada
- Prior art keywords
- rom
- cpu
- ram
- mapped
- invalidation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title abstract 2
- 230000008878 coupling Effects 0.000 abstract 1
- 238000010168 coupling process Methods 0.000 abstract 1
- 238000005859 coupling reaction Methods 0.000 abstract 1
- 238000013479 data entry Methods 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0891—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using clearing, invalidating or resetting means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US604,837 | 1990-10-26 | ||
US07/604,837 US5193170A (en) | 1990-10-26 | 1990-10-26 | Methods and apparatus for maintaining cache integrity whenever a cpu write to rom operation is performed with rom mapped to ram |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2052766A1 true CA2052766A1 (fr) | 1992-04-27 |
CA2052766C CA2052766C (fr) | 1996-01-02 |
Family
ID=24421248
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002052766A Expired - Fee Related CA2052766C (fr) | 1990-10-26 | 1991-10-04 | Methodes et dispositif pour maintenir l'integrite d'une antememoire lors d'un transfert d'information entre une unite centrale et une rom mise en correspondance avec une ram |
Country Status (9)
Country | Link |
---|---|
US (1) | US5193170A (fr) |
EP (1) | EP0482752B1 (fr) |
JP (1) | JPH0797353B2 (fr) |
KR (1) | KR950013261B1 (fr) |
CN (1) | CN1024599C (fr) |
AU (1) | AU652178B2 (fr) |
CA (1) | CA2052766C (fr) |
DE (1) | DE69109803T2 (fr) |
HK (1) | HK24196A (fr) |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0510242A2 (fr) * | 1991-04-22 | 1992-10-28 | Acer Incorporated | Système et procédé de gestion d'exécution de routage dans un système d'ordinateur |
US5319768A (en) * | 1991-05-01 | 1994-06-07 | Sgs-Thomson Microelectronics, Inc. | Control circuit for resetting a snoop valid bit in a dual port cache tag memory |
US5341487A (en) * | 1991-12-20 | 1994-08-23 | International Business Machines Corp. | Personal computer having memory system with write-through cache and pipelined snoop cycles |
US5966728A (en) * | 1992-01-02 | 1999-10-12 | International Business Machines Corp. | Computer system and method for snooping date writes to cacheable memory locations in an expansion memory device |
US5724549A (en) * | 1992-04-06 | 1998-03-03 | Cyrix Corporation | Cache coherency without bus master arbitration signals |
US5313593A (en) * | 1992-09-17 | 1994-05-17 | International Business Machines Corp. | Personal computer system with bus noise rejection |
US5603011A (en) * | 1992-12-11 | 1997-02-11 | International Business Machines Corporation | Selective shadowing and paging in computer memory systems |
US5526512A (en) * | 1993-09-20 | 1996-06-11 | International Business Machines Corporation | Dynamic management of snoop granularity for a coherent asynchronous DMA cache |
CN1052550C (zh) * | 1993-09-20 | 2000-05-17 | 国际商业机器公司 | 对高速缓冲存储器探测粒度的动态管理 |
DE69429777T2 (de) * | 1993-09-30 | 2002-10-17 | Apple Computer, Inc. | System zur dezentralen massenspeichersteuerung eines rechners mit virtuellem speicher |
US5526503A (en) * | 1993-10-06 | 1996-06-11 | Ast Research, Inc. | Virtual addressing buffer circuit |
US6421776B1 (en) * | 1994-10-14 | 2002-07-16 | International Business Machines Corporation | Data processor having BIOS packing compression/decompression architecture |
US5617557A (en) * | 1994-11-14 | 1997-04-01 | Compaq Computer Corporation | Using an address pin as a snoop invalidate signal during snoop cycles |
EP0735481B1 (fr) * | 1995-03-31 | 2003-05-14 | Sun Microsystems, Inc. | Mécanisme au niveau système pour invalider des données stockées dans l'antémémoire externe d'un processeur dans un système d'ordinateur |
US5652859A (en) * | 1995-08-17 | 1997-07-29 | Institute For The Development Of Emerging Architectures, L.L.C. | Method and apparatus for handling snoops in multiprocessor caches having internal buffer queues |
US5940850A (en) * | 1996-10-31 | 1999-08-17 | International Business Machines Corporation | System and method for selectively enabling load-on-write of dynamic ROM data to RAM |
US5900017A (en) * | 1997-05-14 | 1999-05-04 | International Business Machines Corporation | Snooping a variable number of cache addresses in a multiple processor system by a single snoop request |
US6003103A (en) * | 1997-09-30 | 1999-12-14 | Micron Electronics, Inc. | Method for attachment or integration of a bios device into a computer system using a local bus |
US6009522A (en) * | 1997-09-30 | 1999-12-28 | Micron Electronics, Inc. | Attachment or integration of a BIOS device into a computer system using the system memory data bus |
US6076118A (en) * | 1997-09-30 | 2000-06-13 | Micron Electronics, Inc. | Attachment or integration of a BIOS device into a computer system using the system memory address and data bus |
US6182213B1 (en) | 1997-09-30 | 2001-01-30 | Micron Electronics, Inc. | Method for attachment of a bios device into a computer system using the system memory data bus |
TW480404B (en) * | 1999-08-31 | 2002-03-21 | Ibm | Memory card with signal processing element |
JP4097883B2 (ja) * | 2000-07-04 | 2008-06-11 | 松下電器産業株式会社 | データ転送装置および方法 |
EP1320035A1 (fr) * | 2001-12-11 | 2003-06-18 | Thomson Licensing S.A. | Gestion d'antémémoire de dispositif de stockage |
US20130124800A1 (en) * | 2010-07-27 | 2013-05-16 | Freescale Semiconductor, Inc. | Apparatus and method for reducing processor latency |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4392200A (en) * | 1980-01-28 | 1983-07-05 | Digital Equipment Corporation | Cached multiprocessor system with pipeline timing |
JPS59121677A (ja) * | 1982-12-28 | 1984-07-13 | Mitsubishi Electric Corp | 記憶装置 |
JPS6115252A (ja) * | 1984-06-29 | 1986-01-23 | Mitsubishi Electric Corp | 主記憶デイスク装置 |
US4785398A (en) * | 1985-12-19 | 1988-11-15 | Honeywell Bull Inc. | Virtual cache system using page level number generating CAM to access other memories for processing requests relating to a page |
US5091846A (en) * | 1986-10-03 | 1992-02-25 | Intergraph Corporation | Cache providing caching/non-caching write-through and copyback modes for virtual addresses and including bus snooping to maintain coherency |
JPS63308653A (ja) * | 1987-06-10 | 1988-12-16 | Fujitsu Ltd | ブロック・イン方式 |
US5091850A (en) * | 1987-09-28 | 1992-02-25 | Compaq Computer Corporation | System for fast selection of non-cacheable address ranges using programmed array logic |
CA1315011C (fr) * | 1987-09-28 | 1993-03-23 | Paul R. Culley | Systeme de selection rapide de plages d'adresses non stockables en antememoire utilisant un reseau logique programme |
JPH083803B2 (ja) * | 1987-12-25 | 1996-01-17 | 株式会社日立製作所 | Nmi処理方法 |
JPH01303546A (ja) * | 1988-05-31 | 1989-12-07 | Nec Corp | メモリ制御方式 |
JP2613258B2 (ja) * | 1988-06-08 | 1997-05-21 | 株式会社日立製作所 | 情報処理方法及び装置 |
US5119485A (en) * | 1989-05-15 | 1992-06-02 | Motorola, Inc. | Method for data bus snooping in a data processing system by selective concurrent read and invalidate cache operation |
-
1990
- 1990-10-26 US US07/604,837 patent/US5193170A/en not_active Expired - Lifetime
-
1991
- 1991-09-16 EP EP91308435A patent/EP0482752B1/fr not_active Expired - Lifetime
- 1991-09-16 DE DE69109803T patent/DE69109803T2/de not_active Expired - Fee Related
- 1991-09-27 AU AU84824/91A patent/AU652178B2/en not_active Ceased
- 1991-10-04 CA CA002052766A patent/CA2052766C/fr not_active Expired - Fee Related
- 1991-10-11 CN CN91109634A patent/CN1024599C/zh not_active Expired - Fee Related
- 1991-10-12 KR KR1019910017954A patent/KR950013261B1/ko not_active IP Right Cessation
- 1991-10-22 JP JP3301334A patent/JPH0797353B2/ja not_active Expired - Fee Related
-
1996
- 1996-02-08 HK HK24196A patent/HK24196A/xx not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
CN1024599C (zh) | 1994-05-18 |
JPH0581128A (ja) | 1993-04-02 |
DE69109803T2 (de) | 1995-11-30 |
DE69109803D1 (de) | 1995-06-22 |
JPH0797353B2 (ja) | 1995-10-18 |
EP0482752A3 (en) | 1992-07-08 |
CN1060916A (zh) | 1992-05-06 |
HK24196A (en) | 1996-02-16 |
CA2052766C (fr) | 1996-01-02 |
KR950013261B1 (ko) | 1995-10-26 |
EP0482752B1 (fr) | 1995-05-17 |
KR920008601A (ko) | 1992-05-28 |
AU8482491A (en) | 1992-04-30 |
EP0482752A2 (fr) | 1992-04-29 |
US5193170A (en) | 1993-03-09 |
AU652178B2 (en) | 1994-08-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2052766A1 (fr) | Methodes et dispositif pour maintenir l'integrite d'une antememoire lors d'un transfert d'information entre une unite centrale et une rom mise en correspondance avec une ram | |
MX9706592A (es) | Protocolo de coherencia para multiprocesamiento cache en un conducto local. | |
EP0301354A3 (fr) | Protocole de cohérence d'antémémoire pour système multiprocesseur | |
US6651115B2 (en) | DMA controller and coherency-tracking unit for efficient data transfers between coherent and non-coherent memory spaces | |
CA2077048A1 (fr) | Ordinateur personnel dote d'une memoire a antememoire a double ecriture et a cycles de furetage en pipeline | |
DE3786967D1 (de) | Protokoll zum ungueltigerklaeren eines cachespeichers fuer ein digitales datenverarbeitungssystem. | |
EP0343567A3 (fr) | Système multiprocesseur et dispositif d'antémémoire pour y être utilisé | |
CA2218155A1 (fr) | Systeme temporellement coherent de gestion en antememoire | |
EP0343988A3 (fr) | Dispositif de traitement de données à préextraction sélective des instructions | |
EP0496506A3 (en) | A processing unit for a computer and a computer system incorporating such a processing unit | |
AU5393590A (en) | Method and apparatus for increasing the data storage rate of a computer system having a predefined data path width | |
EP0285346A3 (fr) | Dispositif d'antémémoire | |
CA2048473A1 (fr) | Processeur de donnees servant a assurer la coherence des donnees en antememoire | |
DE69423938D1 (de) | Datenverarbeitungssystem mit Aufrechterhaltung der Cachespeicherkohärenz unter Verwendung eines Snoopprotokolls | |
TW368624B (en) | Method for providing virtual atomicity in multi-processor environment having access to multilevel caches | |
TW324800B (en) | Dual-directory virtual cache and control method thereof | |
EP0388032A3 (fr) | Commande de mémoire dans des systèmes multiprocesseurs à antémémoires | |
EP0404128A3 (fr) | Système multiprocesseur à antémémoire hiérarchique | |
KR100258883B1 (ko) | 멀티 프로세서 시스템의 캐시 메모리 제어방법 및 장치 | |
JP3081635B2 (ja) | キャッシュメモリの無効化処理装置および無効化制御方法 | |
JPS57167188A (en) | Buffer memory controlling system | |
JPS6476343A (en) | Cache memory control system | |
KR100261587B1 (ko) | 듀플리케이트 디렉터리의 캐시 적중 판단장치 | |
EP0628912A4 (fr) | Antememoire. | |
KR940004581B1 (ko) | 펜디드 프로토콜 시스템 버스에서의 라이트 백 사이클 구현회로 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKLA | Lapsed |