US6009522A - Attachment or integration of a BIOS device into a computer system using the system memory data bus - Google Patents

Attachment or integration of a BIOS device into a computer system using the system memory data bus Download PDF

Info

Publication number
US6009522A
US6009522A US08941619 US94161997A US6009522A US 6009522 A US6009522 A US 6009522A US 08941619 US08941619 US 08941619 US 94161997 A US94161997 A US 94161997A US 6009522 A US6009522 A US 6009522A
Authority
US
Grant status
Grant
Patent type
Prior art keywords
bus
bios
memory
system
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08941619
Inventor
Dean A. Klein
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mei California Inc
Original Assignee
Micron Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/382Information transfer, e.g. on bus using universal interface adapter
    • G06F13/387Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system

Abstract

Chipset or core logic for attachment of the ROM BIOS within the system architecture. Although normally attached to the ISA bus, the ROM BIOS may be attached to an alternate bus (e.g., the system memory data bus) located within the system, thereby potentially eliminating the ISA bus from the computer system.

Description

RELATED APPLICATIONS

This application is related to the following patent applications, filed on even date herewith: Ser. Nos. 08/940,214, 08/940,743, 08/941,663, 08/940,215, and 08/941,664.

This application incorporates by reference application Ser. Nos. 08/940,214 and 08/941,663.

FIELD OF THE INVENTION

The present invention relates generally to the use of the ROM BIOS in a personal computer. More particularly, the present invention relates to the manner in which the ROM BIOS is integrated into or attached to the computer system.

BACKGROUND

Over the past fifteen years, continual advances in microprocessor technology have pushed the performance of personal computers to increasingly higher levels. New applications for personal computers have required significant processing power, and also have required significant amounts of data to be transferred between the computer's central processing unit and peripheral devices. This has prompted attempts to improve the manner in which peripheral devices communicate with the processor. And as a result, many changes have been made to the manner in which peripheral devices and the like are attached to the processor.

Normally, peripheral devices communicate with the processor through some form of an expansion bus. One of the earliest bus architectures used for personal computers is what has become known as the AT Attachment or the Industry Standard Architecture (ISA) bus. Over the years, however, additional expansion bus architectures have been developed, some of which have become part of mainstream personal computing. These additional architectures include IBM's Micro Channel Architecture (MCA) bus, and the Extended ISA bus (EISA) bus. More recently, local bus architectures, such as the VL bus architecture and the Peripheral Component Interconnect (PCI) bus architecture, have become a standard feature in modern personal computers.

As the evolution of expansion busses has progressed, peripheral devices once attached to the ISA bus (or some other legacy bus) have been moved to more modern and higher performance buses, such as the PCI bus. For example, it is now common for the video controller and the hard drive controller, once found on the ISA bus, to be attached to the higher-performance PCI bus.

Nevertheless, most modern computers still typically include the legacy ISA bus for accommodating other older, legacy devices. Although many peripherals are no longer attached to the ISA bus, one common device that does remain on the ISA bus is the ROM BIOS. This device has remained on the ISA bus for a number of reasons, including the fact that moving it to another bus is not easily accomplished. Thus, a need exists for moving the ROM BIOS to a different bus.

SUMMARY

In some embodiments of the present invention, the ROM BIOS is relocated to another bus within the system architecture. For systems where the ROM BIOS is the last remaining device on the ISA bus, this move potentially eliminates the need for the ISA bus and/or associated circuitry. Thus, the present invention may allow peripheral devices to be consolidated on a smaller number of busses, and potentially, on a single bus. This consolidation may reduce the cost and complexity of personal computers. In addition, relocating the ROM BIOS to an alternate point within the system may in some circumstances improve performance.

For example, in one embodiment, the present invention is a computer comprising a central processing unit, a memory bus that includes a memory data bus, a BIOS device that is connected to the memory data bus, and core logic that is connected to the central processing unit and the memory bus. The core logic controls memory operations involving the central processing unit, and controls BIOS operations involving the central processing unit and the BIOS device over the memory data bus. Additional embodiments and features, and the nature of the present invention may be more clearly understood by reference to the following detailed description of the invention, the appended claims, and to the several drawings herein.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a prior art personal computer employing an ISA bus, a PCI bus, and also a system memory bus.

FIG. 2 is a block diagram of the components of the core logic or chipset typically used in modern personal computers.

FIG. 3 is a block diagram of a personal computer where the ROM BIOS is attached to the system memory bus.

FIG. 4 is a more detailed block diagram of the interface between the ROM BIOS and the system memory bus in FIG. 3.

DETAILED DESCRIPTION

FIG. 1 is a block diagram of a prior art x86 personal computer 100, including a processor 112 and a chip set or core logic 114. The processor 112 is connected to the system memory bus 118 by the chip set 114. Typically, in a computer based on Intel's Pentium, the memory bus 118 has a 32-bit address bus and also a 64-bit data bus. In the embodiment shown, the computer 100 also includes two additional busses, the Peripheral Component Interconnect (PCI) bus 120 and the Industry Standard Architecture (ISA) bus 122.

The PCI bus 120 is a typically a 32-bit bus on which data and address signals are multiplexed. (The PCI bus 120 can be extended to 64bits.) The PCI bus is essentially a mezzanine bus that is connected to the system memory bus 118 through bridge logic 124. A PCI peripheral device 130, which might be a video adapter or hard disk drive controller, is shown attached to the PCI bus in FIG. 1. The PCI bus 120 is also connected to the ISA bus 122 in FIG. 1 through the ISA bridge 128.

The ISA bus 122 shown in FIG. 1 is the standard bus found in almost every IBM-compatible computer manufactured in the last fifteen years. The ISA bus 122 includes a 20-bit address bus and a 16-bit data bus. Attached to the ISA bus 122 is an ISA peripheral device 132. Also connected to the ISA bus 122 is the ROM BIOS 110. As is well known in the art, stored in the ROM BIOS are various support routines and data used at power-up, as well as I/O support routines for accessing the keyboard, the graphics adapter, and other devices.

Often the ROM BIOS 110 in FIG. 1 is implemented by a non-volatile, electrically block-erasable, programmable read-only memory device (e.g., a FLASH memory device). Such a device can be periodically erased and rewritten, thereby permitting re-programming of the BIOS region. ROM BIOS access can be very slow, particularly where a FLASH ROM is used. For this reason, the BIOS routines are usually switched out of the ROM device it initially occupies, and into faster "shadow" memory (e.g., DRAM) at the same addresses. The contents of the ROM BIOS may be compressed, so it may be necessary to decompress it as it is moved into shadow RAM. The movement of the BIOS into shadow RAM typically takes place just after system reset, and once complete, the ROM device is generally not accessed again until a system reset. Once BIOS is shadowed, all accesses to the BIOS are directed to shadow RAM, rather than the ROM device. Because this shadow RAM is significantly faster than the ROM device, access to the BIOS routines is much faster.

The BIOS routines which may be stored in the device 110 in FIG. 1 are generally required to be accessible only to the CPU and, in a 32-bit address space, are addressed at the top 256 Mb of memory space (since that is where the CPU starts after a reset) and in the top 128 Kb of the low 1 megabyte of memory space. For 32-bit memory addresses where a memory cycle is indicated by a MEMCYCLE signal, and where a ROMEN signal indicates whether access to the ROM BIOS device is enabled, an access to a BIOS routine can be detected when the following expression evaluates to a logical one:

MEMCYCLE*(A31*A30*A29*A28 +/(A31::A20)*A19*A18*A17*ROMEN),

where "Axx" corresponds to address bit "xx." The signal ROMEN would be controlled by bits in the configuration registers 190 for the chipset 114. (See FIG. 2.) After system reset, read access to the ROM device is permitted and writes are permitted in the same addresses in the shadow RAM, which allows the move/decompress operation to take place. Once shadowing has occurred, the ROM would no longer be accessible. However, read operations to the corresponding shadow RAM address space would be permitted, but write operations to this region of RAM would be prohibited. (Note that during programming of the (FLASH) ROM BIOS device, erasure or write operations can be performed on the ROM device.)

The shadowing procedure known in the art and described above avoids subsequent accesses to the ROM device after its contents are shadowed to faster RAM, but this shadowing procedure does not eliminate the need for the ROM device. The ROM device still will typically be required so that the BIOS routines can be stored in a non-volatile manner. These BIOS routines must also be accessible by the CPU, which has traditionally required an ISA bus. Yet the ROM BIOS may be one of the only devices on the ISA bus, so the ROM BIOS and the other support it requires (e.g., the ISA bus and associated logic) can require a significant amount of hardware, and can account for a non-trivial percentage of the cost of a computer system. In some embodiments, the present invention moves the ROM BIOS to another bus within the computer system, thereby eliminating the ROM BIOS'dependence on the ISA bus. In some computer systems, this will allow the ISA bus to be eliminated from the system entirely, saving significant costs.

FIG. 2 is a block diagram of the chip set or core logic 114 used in some embodiments of the present invention. The chip set 114 includes logic for address decoding 181, logic for cycle type decoding 182, data buffers 183, and a host state machine 184. Numerous other logic modules are also shown in FIG. 2, including modules for PCI arbitration 185, PCI address decoding 186, PCI Address/Data Mux/Demux 187, PCI Buffers 188, and a PCI State Machine 189. The chip set 114 or core logic is often constructed of multiple discrete parts, each of which includes one or more of the modules shown in FIG. 2. However, the same functionality could be obtained in another embodiment by integrating one or more of these separate modules into a single part.

FIG. 3 shows a block diagram of a personal computer based on an x86-based processor. In the embodiment shown, the ROM BIOS 110 is attached to the system memory control bus 181 and the system memory data bus 183, rather than to the ISA bus as shown in FIG. 1. The eight-bit data path from the ROM BIOS 110 is attached to the system memory data bus 182 through a buffer or latch 220, which buffers the data between the ROM BIOS and the system memory bus 118. Normally, eighteen address lines are used for the ROM BIOS, and the ROM BIOS address ports are connected to the system memory address bus over lines 151. The additional lines 152 may be used for control signalling.

FIG. 4 is a more detailed block diagram of FIG. 3, where the ROM BIOS 110 is implemented as a FLASH (i.e., non-volatile, electrically-erasable, and programmable) ROM device that contains the BIOS routines and associated initialization code. The core logic 170 controls access to the main memory 174, and interfaces with the video controller 117 through the accelerated graphics port bus 119. The core logic 170 also administers the transfer of data from the ROM BIOS 110. The ROM BIOS addresses are passed from the system memory bus 118 to the ROM BIOS 110 over address lines 222. The address lines 22 that extend to the BIOS device 110 are taken entirely from system memory data bus 183. Data is passed between the ROM BIOS 110 and the core logic 170 over bus 153, through buffer 220, and over the system memory data bus 183. Signals 252 are used to control the transfer of addresses or data to or from the FLASH memory device 110.

In operation, a ROM BIOS access is normally initiated by decoding the address on the system memory bus 118, and allowing any other operations involving the memory bus to be completed. The core logic 170 then accesses the ROM BIOS 110 by placing an address on the system memory data bus 183. In the embodiment shown, an eighteen-bit address is used, and only a portion of the lines on the system memory data bus 183 are used for the address (e.g., lines D0 to D17). Bus 222 communicates the address on the system memory data bus to the to the ROM BIOS 110. After an appropriate period of time (e.g., the ROM BIOS access time), the ROM BIOS 110 responds by placing the addressed data (typically an 8 bit quantity) on bus 153. The data is gated through the buffer 220, and onto a different portion of the system memory data bus 183 (e.g., lines D18 to D25). Thus, the address and data preferably occupy two different portions of the system memory data bus 183. When the access to the ROM BIOS 110 is complete, the chip enable signal is removed and the bus 118 and the core logic 170 return to their normal operating mode.

The control signals shown in FIG. 4 include output enable (OE), write enable (WE), and chip enable (CE) signals. These control signals (as well as any others that are not shown) may be passed to the ROM BIOS on other lines on the system control bus or on the system memory data bus as shown. For example, the WE signal can use the memory WE signal, the OE signal can use another data bit on the memory date bus, and CE could come from the core logic 170. It may be possible to multiplex the BIOS address and/or data on a smaller number of lines on the system memory bus, but since there are typically enough lines available on the bus, it is preferred that different lines be used for address, data, and control signals as described.

The width of the data from the ROM is normally 8 bits, whereas the CPU data path is normally 32 or 64 bits. In some embodiments of the present invention, the core logic 170 sequences the lower address bits presented to the ROM BIOS 110 so that more than one eight-bit quantity can be read from the ROM BIOS. For example, for a 64-bit CPU data path, the core logic 170 can sequence the lower three bits of the ROM address eight times so that eight bytes of data are read from the ROM BIOS 110 in succession, thereby completing a full 64-bit data word. Using this or similar techniques, the core logic 170 is capable of constructing a larger data quantity (e.g., 64 bits) by aggregating multiple eight bit data units from the ROM BIOS. It may also be more efficient in some embodiments for the core logic to construct a full line of data (e.g., four 32-bit quantities or two 64-bit quantities). Other performance-enhancing techniques, such as the shadowing operation described above, could also be used with the present invention, and should be understood to be within the scope of the present invention.

By configuring a computer system as shown in FIGS. 3 and 4, it is possible to attach the ROM BIOS to the system memory bus 118, thereby potentially eliminating the need for the ISA bus. The present invention will therefore reduce system complexity and manufacturing costs, and may also enhance system performance. Although a discrete implementation is shown in FIGS. 3 and 4 using multiple parts, it should be understood that the present invention encompasses implementations and embodiments where some or all of the equivalent logic is integrated into the core logic 170 or into the ROM BIOS or FLASH memory device 110. And although the present invention has been shown and described with respect to preferred embodiments, various changes and modifications that are obvious to a person skilled in the art to which the invention pertains, even if not shown or specifically described herein, are deemed to lie within the spirit and scope of the invention and the following claims.

Claims (14)

What is claimed is:
1. A computer comprising:
a central processing unit;
a system memory bus that includes a system memory data bus;
a BIOS device that is connected to the system memory data bus; and
core logic connecting the central processing unit to the system memory bus comprising:
a state machine for initiating system memory bus cycles in a normal mode; and
logic for bypassing the state machine when a BIOS access is initiated;
wherein the core logic is configured such that if a BIOS access is initiated:
the core logic becomes master of the system memory bus;
a system memory bus cycle in normal mode is not initiated; and
the core logic places the address of the BIOS device on the system memory bus.
2. The computer of claim 1, further comprising:
system memory that is connected to the core logic, wherein the core logic controls memory operations involving the central processing unit and the system memory.
3. The computer of claim 2, wherein the core logic is configured to control BIOS operations involving the central processing unit and the BIOS device on the system memory bus by
decoding signals on the system memory bus,
allowing any other operations involving the system memory bus to be completed,
presenting an address to the BIOS device by placing the address on the system memory data bus,
receiving data stored in the BIOS device at the address by sampling a portion of the system memory data bus, and
transferring the data to the central processing unit.
4. The computer of claim 3, wherein the core logic sequences a plurality of low-order bits on the address so that data from more than one addressable location is read from the BIOS device before the data is transferred to the central processing unit.
5. The computer of claim 4, wherein the core logic transfers at least some of the contents of the BIOS device to faster memory at system start-up.
6. The computer of claim 5, wherein the address presented to the ROM BIOS and the data read from the BIOS device occupy different portions of the system memory data bus.
7. The computer of claim 6, wherein the BIOS device is implemented by a non-volatile, electrically-erasable, programmable read-only memory device.
8. The computer of claim 7, wherein eight-bit data units are stored in an eighteen-bit address space within the non-volatile, electrically-erasable, programmable read-only memory device.
9. Core logic that controls BIOS operations in a computer system having a system memory bus, wherein the system memory bus includes a system memory data bus, wherein the BIOS operations involve a central processing unit and a BIOS device that is on the system memory bus, the core logic comprising:
logic for communicating with the central processing unit;
logic for connecting to the system memory bus;
logic for initiating system memory bus cycles;
logic that bypasses the logic for initiating system memory bus cycles when the BIOS device is accessed;
logic that decodes signals on the system memory bus;
logic that presents an address to the BIOS device by placing the address on the system memory data bus;
logic that receives data stored in the BIOS device at the address by sampling a portion of the system memory data bus; and
logic that transfers the data to the central processing unit.
10. The core logic of claim 9, further comprising logic for sequencing a plurality of low-order bits on the address presented to the BIOS device so that data from more than one addressable location is read from the BIOS device before the data is transferred to the central processing unit.
11. The core logic of claim 10, further comprising logic that transfers at least some of the contents of the BIOS device to faster memory at system start-up.
12. Core logic for controlling BIOS operations in a computer system having a central processing unit and a system memory bus, wherein the BIOS operations involve the transfer of data to the central processing unit from a BIOS device on the system memory bus, and wherein the system memory bus includes a system memory data bus; the core logic comprising:
means operably connected to the central processing unit and the system memory bus for decoding a BIOS operation;
means for initiating system memory bus cycles;
means for presenting an address to the BIOS device by placing the address on the system memory data bus;
means for bypassing the system memory bus cycles when the BIOS device is accessed;
means for receiving data stored in the BIOS device at the address by sampling a portion of the system memory data bus; and
means for transferring the data to the central processing unit.
13. The core logic of claim 12, further comprising hardware for sequencing a plurality of low-order bits on the address presented to the BIOS device so that data from more than one addressable location is read from the BIOS device before the data is transferred to the central processing unit.
14. The core logic of claim 13, further comprising means for transferring at least some of the contents of the BIOS device to faster memory at system start-up.
US08941619 1997-09-30 1997-09-30 Attachment or integration of a BIOS device into a computer system using the system memory data bus Expired - Lifetime US6009522A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08941619 US6009522A (en) 1997-09-30 1997-09-30 Attachment or integration of a BIOS device into a computer system using the system memory data bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08941619 US6009522A (en) 1997-09-30 1997-09-30 Attachment or integration of a BIOS device into a computer system using the system memory data bus

Publications (1)

Publication Number Publication Date
US6009522A true US6009522A (en) 1999-12-28

Family

ID=25476788

Family Applications (1)

Application Number Title Priority Date Filing Date
US08941619 Expired - Lifetime US6009522A (en) 1997-09-30 1997-09-30 Attachment or integration of a BIOS device into a computer system using the system memory data bus

Country Status (1)

Country Link
US (1) US6009522A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6182213B1 (en) * 1997-09-30 2001-01-30 Micron Electronics, Inc. Method for attachment of a bios device into a computer system using the system memory data bus
US6401199B1 (en) * 1998-06-05 2002-06-04 Micron Technology, Inc. Method and system for copying data from ROM to RAM upon initialization of a computer system
US20060075180A1 (en) * 2004-10-04 2006-04-06 Bing Tian Methods and apparatuses for automated circuit design
US20070129775A1 (en) * 2005-09-19 2007-06-07 Mordaunt David H System and method for generating treatment patterns

Citations (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4933845A (en) * 1987-09-04 1990-06-12 Digital Equipment Corporation Reconfigurable bus
US5193170A (en) * 1990-10-26 1993-03-09 International Business Machines Corporation Methods and apparatus for maintaining cache integrity whenever a cpu write to rom operation is performed with rom mapped to ram
US5414820A (en) * 1991-08-23 1995-05-09 Nexgen, Inc. Crossing transfers for maximizing the effective bandwidth in a dual-bus architecture
US5450458A (en) * 1994-08-05 1995-09-12 International Business Machines Corporation Method and apparatus for phase-aligned multiple frequency synthesizer with synchronization window decoder
US5457785A (en) * 1993-02-10 1995-10-10 Elonex Technologies, Inc. CPU-independent and device-driver transparent system for translating a computer's internal bus signals onto an intermediate bus and further translating onto an expansion bus
US5522076A (en) * 1993-05-13 1996-05-28 Kabushiki Kaisha Toshiba Computer system having BIOS (basic input/output system)-ROM (Read Only Memory) writing function
US5559966A (en) * 1992-11-06 1996-09-24 Intel Corporation Method and apparatus for interfacing a bus that operates at a plurality of operating potentials
US5584040A (en) * 1992-10-20 1996-12-10 Cirrus Logic, Inc. High performance peripheral interface with read-ahead capability
US5594874A (en) * 1993-09-30 1997-01-14 Cirrus Logic, Inc. Automatic bus setting, sensing and switching interface unit
US5596740A (en) * 1995-01-26 1997-01-21 Cyrix Corporation Interleaved memory conflict resolution with accesses of variable bank widths and partial return of non-conflicting banks
US5596735A (en) * 1996-02-23 1997-01-21 Cyrix Corporation Circuit and method for addressing segment descriptor tables
US5623691A (en) * 1994-11-14 1997-04-22 Compaq Computer Corporation PCI bus hard disk activity LED circuit
US5657285A (en) * 1995-07-14 1997-08-12 Cirrus Logic, Inc. Pipelined address memories, and systems and methods using the same
US5659748A (en) * 1991-06-26 1997-08-19 Ast Research, Inc. Booting of multiprocessor system from a boot ROM of narrower width than the system memory
US5680620A (en) * 1995-06-30 1997-10-21 Dell Usa, L.P. System and method for detecting access to a peripheral device using a debug register
US5721882A (en) * 1994-08-05 1998-02-24 Intel Corporation Method and apparatus for interfacing memory devices operating at different speeds to a computer system bus
US5740387A (en) * 1995-11-20 1998-04-14 Advanced Micro Devices, Inc. Computer system having an expansion bus which includes normal and real time modes
US5740381A (en) * 1995-12-22 1998-04-14 United Microelectronics Corporation Expandable arbitration architecture for sharing system memory in a computer system
US5768584A (en) * 1993-12-10 1998-06-16 Advanced Micro Systems, Inc. ROM chip enable encoding method and computer system employing the same
US5778431A (en) * 1995-12-19 1998-07-07 Advanced Micro Devices, Inc. System and apparatus for partially flushing cache memory
US5787306A (en) * 1994-05-18 1998-07-28 National Semiconductor Corporation Automatic assignment of I/O addresses in a computer system
US5790849A (en) * 1995-12-22 1998-08-04 Intel Corporation Method and apparatus to permit the boot of a shared memory buffer architecture employing an arbitrary operating system
US5794054A (en) * 1996-07-19 1998-08-11 Compaq Computer Corporation Flash ROM sharing between a processor and a controller
US5802324A (en) * 1996-12-23 1998-09-01 Compaq Computer Corporation Computer system with PCI repeater between primary bus and second bus
US5809262A (en) * 1995-05-17 1998-09-15 Dell U.S.A., L.P. Commonly housed multiple processor type computing system and method of manufacturing the same
US5822768A (en) * 1996-01-11 1998-10-13 Opti Inc. Dual ported memory for a unified memory architecture
US5826015A (en) * 1997-02-20 1998-10-20 Digital Equipment Corporation Method and apparatus for secure remote programming of firmware and configurations of a computer over a network
US5835760A (en) * 1995-10-13 1998-11-10 Texas Instruments Incorporated Method and arrangement for providing BIOS to a host computer
US5835960A (en) * 1994-01-07 1998-11-10 Cirrus Logic, Inc. Apparatus and method for interfacing a peripheral device having a ROM BIOS to a PCI bus
US5857086A (en) * 1997-05-13 1999-01-05 Compaq Computer Corp. Apparatus method and system for peripheral component interconnect bus using accelerated graphics port logic circuits
US5859989A (en) * 1997-05-13 1999-01-12 Compaq Computer Corp. Apparatus method and system for 64 bit peripheral component interconnect bus using accelerated graphics port logic circuits
US5860001A (en) * 1997-05-19 1999-01-12 International Business Machines Corporation Computer system having at least two boot sequences
US5892943A (en) * 1996-12-30 1999-04-06 Standard Microsystems Corp. Shared bios ROM warm boot

Patent Citations (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4933845A (en) * 1987-09-04 1990-06-12 Digital Equipment Corporation Reconfigurable bus
US5193170A (en) * 1990-10-26 1993-03-09 International Business Machines Corporation Methods and apparatus for maintaining cache integrity whenever a cpu write to rom operation is performed with rom mapped to ram
US5659748A (en) * 1991-06-26 1997-08-19 Ast Research, Inc. Booting of multiprocessor system from a boot ROM of narrower width than the system memory
US5414820A (en) * 1991-08-23 1995-05-09 Nexgen, Inc. Crossing transfers for maximizing the effective bandwidth in a dual-bus architecture
US5584040A (en) * 1992-10-20 1996-12-10 Cirrus Logic, Inc. High performance peripheral interface with read-ahead capability
US5559966A (en) * 1992-11-06 1996-09-24 Intel Corporation Method and apparatus for interfacing a bus that operates at a plurality of operating potentials
US5457785A (en) * 1993-02-10 1995-10-10 Elonex Technologies, Inc. CPU-independent and device-driver transparent system for translating a computer's internal bus signals onto an intermediate bus and further translating onto an expansion bus
US5522076A (en) * 1993-05-13 1996-05-28 Kabushiki Kaisha Toshiba Computer system having BIOS (basic input/output system)-ROM (Read Only Memory) writing function
US5594874A (en) * 1993-09-30 1997-01-14 Cirrus Logic, Inc. Automatic bus setting, sensing and switching interface unit
US5768584A (en) * 1993-12-10 1998-06-16 Advanced Micro Systems, Inc. ROM chip enable encoding method and computer system employing the same
US5835960A (en) * 1994-01-07 1998-11-10 Cirrus Logic, Inc. Apparatus and method for interfacing a peripheral device having a ROM BIOS to a PCI bus
US5787306A (en) * 1994-05-18 1998-07-28 National Semiconductor Corporation Automatic assignment of I/O addresses in a computer system
US5450458A (en) * 1994-08-05 1995-09-12 International Business Machines Corporation Method and apparatus for phase-aligned multiple frequency synthesizer with synchronization window decoder
US5721882A (en) * 1994-08-05 1998-02-24 Intel Corporation Method and apparatus for interfacing memory devices operating at different speeds to a computer system bus
US5623691A (en) * 1994-11-14 1997-04-22 Compaq Computer Corporation PCI bus hard disk activity LED circuit
US5596740A (en) * 1995-01-26 1997-01-21 Cyrix Corporation Interleaved memory conflict resolution with accesses of variable bank widths and partial return of non-conflicting banks
US5809262A (en) * 1995-05-17 1998-09-15 Dell U.S.A., L.P. Commonly housed multiple processor type computing system and method of manufacturing the same
US5680620A (en) * 1995-06-30 1997-10-21 Dell Usa, L.P. System and method for detecting access to a peripheral device using a debug register
US5657285A (en) * 1995-07-14 1997-08-12 Cirrus Logic, Inc. Pipelined address memories, and systems and methods using the same
US5835760A (en) * 1995-10-13 1998-11-10 Texas Instruments Incorporated Method and arrangement for providing BIOS to a host computer
US5740387A (en) * 1995-11-20 1998-04-14 Advanced Micro Devices, Inc. Computer system having an expansion bus which includes normal and real time modes
US5778431A (en) * 1995-12-19 1998-07-07 Advanced Micro Devices, Inc. System and apparatus for partially flushing cache memory
US5790849A (en) * 1995-12-22 1998-08-04 Intel Corporation Method and apparatus to permit the boot of a shared memory buffer architecture employing an arbitrary operating system
US5740381A (en) * 1995-12-22 1998-04-14 United Microelectronics Corporation Expandable arbitration architecture for sharing system memory in a computer system
US5822768A (en) * 1996-01-11 1998-10-13 Opti Inc. Dual ported memory for a unified memory architecture
US5596735A (en) * 1996-02-23 1997-01-21 Cyrix Corporation Circuit and method for addressing segment descriptor tables
US5794054A (en) * 1996-07-19 1998-08-11 Compaq Computer Corporation Flash ROM sharing between a processor and a controller
US5802324A (en) * 1996-12-23 1998-09-01 Compaq Computer Corporation Computer system with PCI repeater between primary bus and second bus
US5892943A (en) * 1996-12-30 1999-04-06 Standard Microsystems Corp. Shared bios ROM warm boot
US5826015A (en) * 1997-02-20 1998-10-20 Digital Equipment Corporation Method and apparatus for secure remote programming of firmware and configurations of a computer over a network
US5857086A (en) * 1997-05-13 1999-01-05 Compaq Computer Corp. Apparatus method and system for peripheral component interconnect bus using accelerated graphics port logic circuits
US5859989A (en) * 1997-05-13 1999-01-12 Compaq Computer Corp. Apparatus method and system for 64 bit peripheral component interconnect bus using accelerated graphics port logic circuits
US5860001A (en) * 1997-05-19 1999-01-12 International Business Machines Corporation Computer system having at least two boot sequences

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Intel data sheets for 28F200BX T/B and 28F002BX T/B, at least as early as Jun. 4, 1997. *
Intel data sheets for 28F200BX-T/B and 28F002BX-T/B, at least as early as Jun. 4, 1997.

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6182213B1 (en) * 1997-09-30 2001-01-30 Micron Electronics, Inc. Method for attachment of a bios device into a computer system using the system memory data bus
US6401199B1 (en) * 1998-06-05 2002-06-04 Micron Technology, Inc. Method and system for copying data from ROM to RAM upon initialization of a computer system
US20060075180A1 (en) * 2004-10-04 2006-04-06 Bing Tian Methods and apparatuses for automated circuit design
WO2006041802A2 (en) * 2004-10-04 2006-04-20 Synplicity, Inc. Methods and apparatuses for automated circuit design
WO2006041802A3 (en) * 2004-10-04 2006-07-27 Synplicity Inc Methods and apparatuses for automated circuit design
US7620917B2 (en) 2004-10-04 2009-11-17 Synopsys, Inc. Methods and apparatuses for automated circuit design
US20100138804A1 (en) * 2004-10-04 2010-06-03 Bing Tian Methods and Apparatuses for Automated Circuit Design
US8291356B2 (en) 2004-10-04 2012-10-16 Synopsys, Inc. Methods and apparatuses for automated circuit design
US8640061B2 (en) 2004-10-04 2014-01-28 Synopsys, Inc. Automated circuit design
US9069920B2 (en) 2004-10-04 2015-06-30 Synopsys, Inc. Automated circuit design
US20070129775A1 (en) * 2005-09-19 2007-06-07 Mordaunt David H System and method for generating treatment patterns

Similar Documents

Publication Publication Date Title
US5838935A (en) Method and apparatus providing programmable decode modes for secondary PCI bus interfaces
US5999198A (en) Graphics address remapping table entry feature flags for customizing the operation of memory pages associated with an accelerated graphics port device
US6493803B1 (en) Direct memory access controller with channel width configurability support
US5701417A (en) Method and apparatus for providing initial instructions through a communications interface in a multiple computer system
US5822244A (en) Method and apparatus for suspending a program/erase operation in a flash memory
US6282643B1 (en) Computer system having flash memory BIOS which can be accessed remotely while protected mode operating system is running
US7043611B2 (en) Reconfigurable memory controller
US6636927B1 (en) Bridge device for transferring data using master-specific prefetch sizes
US5778197A (en) Method for allocating system resources in a hierarchical bus structure
US5914727A (en) Valid flag for disabling allocation of accelerated graphics port memory space
US20030061457A1 (en) Managing a codec engine for memory compression / decompression operations using a data movement engine
US6449709B1 (en) Fast stack save and restore system and method
US5936640A (en) Accelerated graphics port memory mapped status and control registers
US5101490A (en) Peripheral device controller with an EEPROM with microinstructions for a RAM control store
US4373181A (en) Dynamic device address assignment mechanism for a data processing system
US20090265509A1 (en) Memory system and method having volatile and non-volatile memory devices at same hierarchical level
US6157980A (en) Cache directory addressing scheme for variable cache sizes
US6772108B1 (en) Raid controller system and method with ATA emulation host interface
US5325499A (en) Computer system including a write protection circuit for preventing illegal write operations and a write poster with improved memory
US8245101B2 (en) Patrol function used in flash storage controller to detect data errors
US7296143B2 (en) Method and system for loading processor boot code from serial flash memory
US6094699A (en) Apparatus and method for coupling devices to a PCI-to-PCI bridge in an intelligent I/O controller
US6157970A (en) Direct memory access system using time-multiplexing for transferring address, data, and control and a separate control line for serially transmitting encoded DMA channel number
US6223271B1 (en) System and method for detecting system memory size using ROM based paging tables
US6119189A (en) Bus master transactions on a low pin count bus

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICRON ELECTRONICS, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KLEIN, DEAN A.;REEL/FRAME:009035/0470

Effective date: 19971107

CC Certificate of correction
AS Assignment

Owner name: MEI CALIFORNIA, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON ELECTRONICS, INC.;REEL/FRAME:011658/0956

Effective date: 20010322

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426