CA2033490A1 - Push-pull cascode logic - Google Patents

Push-pull cascode logic

Info

Publication number
CA2033490A1
CA2033490A1 CA002033490A CA2033490A CA2033490A1 CA 2033490 A1 CA2033490 A1 CA 2033490A1 CA 002033490 A CA002033490 A CA 002033490A CA 2033490 A CA2033490 A CA 2033490A CA 2033490 A1 CA2033490 A1 CA 2033490A1
Authority
CA
Canada
Prior art keywords
transistors
output nodes
coupled
circuit according
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA002033490A
Other languages
English (en)
French (fr)
Inventor
Bruce A. Gieseke
Robert A. Conrad
James J. Montanaro
Daniel W. Dobberpuhl
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of CA2033490A1 publication Critical patent/CA2033490A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
    • H03K3/356147—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit using pass gates
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1738—Controllable logic circuits using cascode switch logic [CSL] or cascode emitter coupled logic [CECL]

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
CA002033490A 1990-01-04 1991-01-02 Push-pull cascode logic Abandoned CA2033490A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/460,818 US5023480A (en) 1990-01-04 1990-01-04 Push-pull cascode logic
US460,818 1990-01-04

Publications (1)

Publication Number Publication Date
CA2033490A1 true CA2033490A1 (en) 1991-07-05

Family

ID=23830189

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002033490A Abandoned CA2033490A1 (en) 1990-01-04 1991-01-02 Push-pull cascode logic

Country Status (7)

Country Link
US (1) US5023480A (cg-RX-API-DMAC7.html)
EP (1) EP0440514A3 (cg-RX-API-DMAC7.html)
JP (1) JPH0697812A (cg-RX-API-DMAC7.html)
KR (1) KR910015122A (cg-RX-API-DMAC7.html)
AU (1) AU639517B2 (cg-RX-API-DMAC7.html)
CA (1) CA2033490A1 (cg-RX-API-DMAC7.html)
TW (1) TW197533B (cg-RX-API-DMAC7.html)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5382843A (en) * 1990-02-02 1995-01-17 Gucyski; Jeff One or two transistor logic with temperature compensation and minimized supply voltage
JP2975122B2 (ja) * 1990-12-26 1999-11-10 富士通株式会社 レベル変換回路
EP0505653A1 (en) * 1991-03-29 1992-09-30 International Business Machines Corporation Combined sense amplifier and latching circuit for high speed ROMs
US5490156A (en) * 1993-03-05 1996-02-06 Cyrix Corporation Cross-coupled parity circuit with charging circuitry to improve response time
US5508640A (en) * 1993-09-14 1996-04-16 Intergraph Corporation Dynamic CMOS logic circuit with precharge
US5455528A (en) * 1993-11-15 1995-10-03 Intergraph Corporation CMOS circuit for implementing Boolean functions
US5608741A (en) * 1993-11-23 1997-03-04 Intel Corporation Fast parity generator using complement pass-transistor logic
JP2947042B2 (ja) * 1993-12-28 1999-09-13 日本電気株式会社 低位相差差動バッファ
SE503568C2 (sv) * 1994-03-23 1996-07-08 Ericsson Telefon Ab L M Signalmottagande och signalbehandlande enhet
JP3204848B2 (ja) * 1994-08-09 2001-09-04 株式会社東芝 レベル変換回路及びこのレベル変換回路を用いてレベル変換されたデータを出力する方法
US5568069A (en) * 1995-02-27 1996-10-22 Hughes Aircraft Company High speed, low power pipelined logic circuit
US5841298A (en) * 1996-04-25 1998-11-24 Industrial Technology Research Institute Locally asynchronous, pipeline-able logic circuits for true-single-phase synchronous logic circuit
US5815006A (en) * 1996-04-25 1998-09-29 Industrial Technology Research Institute Single transition per evaluation phase latch circuit for pipelined true-single-phase synchronous logic circuit
US5886540A (en) 1996-05-31 1999-03-23 Hewlett-Packard Company Evaluation phase expansion for dynamic logic circuits
US6069495A (en) * 1997-11-21 2000-05-30 Vsli Technology, Inc. High-speed logic embodied differential dynamic CMOS true single phase clock latches and flip-flops with single transistor clock latches
US6144228A (en) * 1999-02-01 2000-11-07 Compaq Computer Corporation Generalized push-pull cascode logic technique
US6463548B1 (en) 1999-05-10 2002-10-08 Compaq Information Technologies Group, L.P. Method and apparatus to enforce clocked circuit functionality at reduced frequency without limiting peak performance
WO2001047112A2 (en) * 1999-12-13 2001-06-28 Broadcom Corporation High speed flip-flop
US20020070782A1 (en) 1999-12-13 2002-06-13 Afghahi Morteza Cyrus High speed flip-flop
US6580296B1 (en) 2000-09-22 2003-06-17 Rn2R, L.L.C. Low power differential conductance-based logic gate and method of operation thereof
US6433601B1 (en) 2000-12-15 2002-08-13 Koninklijke Philips Electronics N.V. Pulsed D-Flip-Flop using differential cascode switch
US6441648B1 (en) * 2001-05-09 2002-08-27 Intel Corporation Double data rate dynamic logic
US6777992B2 (en) 2002-04-04 2004-08-17 The Regents Of The University Of Michigan Low-power CMOS flip-flop
DE10217375B4 (de) 2002-04-18 2006-08-24 Infineon Technologies Ag Schaltungsanordnung und Verfahren zur Erzeugung eines Dual-Rail-Signals
RU2258303C1 (ru) * 2003-12-15 2005-08-10 Институт проблем управления им. В.А. Трапезникова РАН Парафазный логический элемент на кмдп транзисторах
US7227383B2 (en) * 2004-02-19 2007-06-05 Mosaid Delaware, Inc. Low leakage and data retention circuitry
US7622977B2 (en) * 2005-10-27 2009-11-24 The Regents Of The University Of Michigan Ramped clock digital storage control
US7692466B2 (en) * 2006-08-18 2010-04-06 Ati Technologies Ulc Sense amplifier based flip-flop
US7973565B2 (en) * 2007-05-23 2011-07-05 Cyclos Semiconductor, Inc. Resonant clock and interconnect architecture for digital devices with multiple clock networks
WO2011046977A2 (en) * 2009-10-12 2011-04-21 Cyclos Semiconductor, Inc. Architecture for controlling clock characteristics

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2934599C3 (de) * 1979-08-27 1982-04-08 Siemens AG, 1000 Berlin und 8000 München Schaltungsanordnung zur Bildung von Prüfbits in einer Fehlerkorrektureinrichtung
JPS58170120A (ja) * 1982-03-30 1983-10-06 Nec Corp 半導体集積回路
JPS6010816A (ja) * 1983-06-27 1985-01-21 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション 差動論理回路
US4570084A (en) * 1983-11-21 1986-02-11 International Business Machines Corporation Clocked differential cascode voltage switch logic systems
US4739198A (en) * 1985-03-11 1988-04-19 Nec Corporation Signal output circuit of a push-pull type
US4695744A (en) * 1985-12-16 1987-09-22 Rca Corporation Level shift circuit including source follower output
US4833347A (en) * 1986-02-28 1989-05-23 Honeywell, Inc. Charge disturbance resistant logic circuits utilizing true and complement input control circuits
GB2209104A (en) * 1987-08-26 1989-04-26 Philips Nv An amplifier load circuit and an amplifier including the load circuit
US4816706A (en) * 1987-09-10 1989-03-28 International Business Machines Corporation Sense amplifier with improved bitline precharging for dynamic random access memory
JPH0716158B2 (ja) * 1988-05-13 1995-02-22 日本電気株式会社 出力回路およびそれを用いた論理回路
KR910005609B1 (ko) * 1988-07-19 1991-07-31 삼성전자 주식회사 복수전압 ic용 입력신호 로직 판별회로
DE68927005T2 (de) * 1988-10-11 1997-02-20 Oki Electric Ind Co Ltd Schaltung für einen differentiellen kreisverstärker

Also Published As

Publication number Publication date
JPH0697812A (ja) 1994-04-08
AU639517B2 (en) 1993-07-29
EP0440514A3 (en) 1992-03-04
KR910015122A (ko) 1991-08-31
TW197533B (cg-RX-API-DMAC7.html) 1993-01-01
EP0440514A2 (en) 1991-08-07
US5023480A (en) 1991-06-11
AU6860191A (en) 1991-07-11

Similar Documents

Publication Publication Date Title
US5023480A (en) Push-pull cascode logic
US5204557A (en) Digital signal level translator
US6064229A (en) Voltage translating buffer based on low voltage technology
US4672243A (en) Zero standby current TTL to CMOS input buffer
US4570084A (en) Clocked differential cascode voltage switch logic systems
US5465054A (en) High voltage CMOS logic using low voltage CMOS process
US4797580A (en) Current-mirror-biased pre-charged logic circuit
US6320423B1 (en) MOS logic circuit and semiconductor apparatus including the same
US6563357B1 (en) Level converting latch
KR100348931B1 (ko) 노이즈 면역성이 개선된 저전력 디지털 회로
JPH10303736A5 (cg-RX-API-DMAC7.html)
JP2567179B2 (ja) レベル変換回路
US6762957B2 (en) Low clock swing latch for dual-supply voltage design
US6580293B1 (en) Body-contacted and double gate-contacted differential logic circuit and method of operation
US5153465A (en) Differential, high-speed, low power ECL-to-CMOS translator
US7230469B2 (en) Multi-level/single ended input level shifter circuit
US7429880B2 (en) Reduced glitch dynamic logic circuit and method of synthesis for complementary oxide semiconductor (CMOS) and strained/unstrained silicon-on-insulator (SOI)
US4345170A (en) Clocked IGFET logic circuit
KR20010108290A (ko) 절연층상의 실리콘(ｓｏｉ) 도미노 회로 내에서바이폴라를 제거하기 위한 방법 및 장치
US11569819B1 (en) High-voltage tolerant inverter
CN110212900A (zh) 一种消除体效应与衬底泄露的双阱cmos互补开关
US6326814B1 (en) Method and apparatus for enhancing noise tolerance in dynamic silicon-on-insulator logic gates
US5300829A (en) BiCMOS circuit with negative VBE protection
EP0417895B1 (en) Voltage level translation circuit
Allam et al. Dynamic current mode logic (DyCML), a new low-power high-performance logic family

Legal Events

Date Code Title Description
FZDE Discontinued