CA2019821A1 - Circuit de conversion de signaux - Google Patents
Circuit de conversion de signauxInfo
- Publication number
- CA2019821A1 CA2019821A1 CA2019821A CA2019821A CA2019821A1 CA 2019821 A1 CA2019821 A1 CA 2019821A1 CA 2019821 A CA2019821 A CA 2019821A CA 2019821 A CA2019821 A CA 2019821A CA 2019821 A1 CA2019821 A1 CA 2019821A1
- Authority
- CA
- Canada
- Prior art keywords
- shift register
- signal
- bit
- input
- parallel signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 title abstract 2
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03828—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties
- H04L25/03866—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties using scrambling
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M9/00—Parallel/series conversion or vice versa
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
- H04L25/4908—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes using mBnB codes
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Power Engineering (AREA)
- Theoretical Computer Science (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Dc Digital Transmission (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63333612A JP2670328B2 (ja) | 1988-12-28 | 1988-12-28 | 信号変換回路 |
JP63333611A JPH02179032A (ja) | 1988-12-28 | 1988-12-28 | 信号変換回路 |
US07/544,259 US5012240A (en) | 1988-12-28 | 1990-06-26 | Parallel to serial converter with complementary bit insertion for disparity reduction |
CA002019821A CA2019821C (fr) | 1988-12-28 | 1990-06-26 | Circuit de conversion de signaux |
EP90112303A EP0463216B1 (fr) | 1988-12-28 | 1990-06-27 | Circuit de conversion de signaux |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63333612A JP2670328B2 (ja) | 1988-12-28 | 1988-12-28 | 信号変換回路 |
JP63333611A JPH02179032A (ja) | 1988-12-28 | 1988-12-28 | 信号変換回路 |
CA002019821A CA2019821C (fr) | 1988-12-28 | 1990-06-26 | Circuit de conversion de signaux |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2019821A1 true CA2019821A1 (fr) | 1991-12-26 |
CA2019821C CA2019821C (fr) | 1995-04-25 |
Family
ID=27168770
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002019821A Expired - Lifetime CA2019821C (fr) | 1988-12-28 | 1990-06-26 | Circuit de conversion de signaux |
Country Status (3)
Country | Link |
---|---|
US (1) | US5012240A (fr) |
EP (1) | EP0463216B1 (fr) |
CA (1) | CA2019821C (fr) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0557130B1 (fr) * | 1992-02-19 | 2000-05-17 | Mitsubishi Denki Kabushiki Kaisha | Méthode de conversion de données et appareil d'enregistrement/de reproduction l'utilisant |
JP3224418B2 (ja) * | 1992-05-21 | 2001-10-29 | パイオニア株式会社 | 記録データ列2次変調方法 |
US5502419A (en) * | 1992-06-05 | 1996-03-26 | Canon Kabushiki Kaisha | Pulse width modulation signal generation and triangular wave signal generator for the same |
JPH09275380A (ja) * | 1996-04-05 | 1997-10-21 | Nec Corp | ディジタル映像信号の時分割多重方法及び装置 |
JPH09307457A (ja) * | 1996-05-14 | 1997-11-28 | Sony Corp | パラレルシリアル変換回路 |
SE517770C2 (sv) * | 1997-01-17 | 2002-07-16 | Ericsson Telefon Ab L M | Seriell-parallellomvandlare |
KR100279752B1 (ko) * | 1998-11-11 | 2001-02-01 | 정선종 | 고속 광 전송 시스템을 위한 비트 삽입/조작 선로 부호의 부/복호화 장치 |
US6691275B1 (en) * | 2000-12-14 | 2004-02-10 | Lsi Logic Corporation | Encoder with vector-calculated disparity logic |
JP2004093462A (ja) * | 2002-09-02 | 2004-03-25 | Oki Electric Ind Co Ltd | 半導体集積回路とその試験方法 |
US7869553B1 (en) * | 2003-01-21 | 2011-01-11 | Altera Corporation | Digital phase locked loop circuitry and methods |
KR100657903B1 (ko) * | 2004-10-15 | 2006-12-14 | 삼성전기주식회사 | 태그의 충돌 방지 방법 및 이를 위한 태그 시스템 |
WO2008105053A1 (fr) * | 2007-02-26 | 2008-09-04 | Fujitsu Limited | Circuit de transmission de données et système de transmission/réception de données |
JP2011066621A (ja) * | 2009-09-16 | 2011-03-31 | Toshiba Corp | データ転送装置 |
US8775707B2 (en) | 2010-12-02 | 2014-07-08 | Blackberry Limited | Single wire bus system |
KR20130082303A (ko) * | 2012-01-11 | 2013-07-19 | 한국전자통신연구원 | 직렬화기 |
US9479275B2 (en) | 2012-06-01 | 2016-10-25 | Blackberry Limited | Multiformat digital audio interface |
CN104541473B (zh) | 2012-06-01 | 2017-09-12 | 黑莓有限公司 | 基于概率方法的用于保证多格式音频系统中的锁定的通用同步引擎 |
US9461812B2 (en) * | 2013-03-04 | 2016-10-04 | Blackberry Limited | Increased bandwidth encoding scheme |
US9473876B2 (en) | 2014-03-31 | 2016-10-18 | Blackberry Limited | Method and system for tunneling messages between two or more devices using different communication protocols |
JP6500453B2 (ja) * | 2015-01-22 | 2019-04-17 | セイコーエプソン株式会社 | 回路装置、物理量検出装置、電子機器及び移動体 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1250908A (fr) * | 1968-12-13 | 1971-10-27 | ||
JPS55141823A (en) * | 1979-04-24 | 1980-11-06 | Fujitsu Ltd | Data read-out circuit |
CA1186763A (fr) * | 1981-04-20 | 1985-05-07 | Masami Kato | Systeme de suppression de chiffre identique consecutif dans un systeme de communication numerique |
US4544916A (en) * | 1982-08-31 | 1985-10-01 | At&T Bell Laboratories | Digital code translator |
US4488295A (en) * | 1982-08-31 | 1984-12-11 | At&T Bell Laboratories | Alarm immune program signal |
JPS6048645A (ja) * | 1983-08-29 | 1985-03-16 | Sony Corp | 情報変換装置 |
JPS63194422A (ja) * | 1987-02-09 | 1988-08-11 | Fujitsu Ltd | パラレル−シリアル変換回路 |
-
1990
- 1990-06-26 CA CA002019821A patent/CA2019821C/fr not_active Expired - Lifetime
- 1990-06-26 US US07/544,259 patent/US5012240A/en not_active Expired - Lifetime
- 1990-06-27 EP EP90112303A patent/EP0463216B1/fr not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0463216A1 (fr) | 1992-01-02 |
US5012240A (en) | 1991-04-30 |
CA2019821C (fr) | 1995-04-25 |
EP0463216B1 (fr) | 1997-01-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2019821A1 (fr) | Circuit de conversion de signaux | |
EP0122016A3 (fr) | Circuit de décodage | |
JPS554149A (en) | Fixed mark testing circuit | |
JPS648717A (en) | Pseudo noise series code generating circuit | |
US4285047A (en) | Digital adder circuit with a plurality of 1-bit adders and improved carry means | |
KR900008055B1 (en) | Decoding circuitry | |
JPS5644225A (en) | Analogue digital converter | |
JPS57190420A (en) | Serial-parallel converting circuit | |
SU1425848A1 (ru) | Преобразователь параллельного кода в последовательный | |
JPS5276837A (en) | Buffer register transfer control | |
EP0204588A3 (fr) | Minuterie numérique | |
CA2020264A1 (fr) | Filtre numerique | |
JPS5698030A (en) | Odd dividing circuit | |
JPS568915A (en) | Nonlinear distortion reducing circuit of digital filter | |
SU1376081A1 (ru) | Устройство дл сложени | |
SU1642526A1 (ru) | Устройство дл сдвига и преобразовани информации | |
SU911535A1 (ru) | Устройство дл перебора соединений | |
SU920710A1 (ru) | Сумматор последовательного действи | |
JPS5776633A (en) | Signal processor | |
SU1277387A2 (ru) | Делитель частоты следовани импульсов | |
SU1689962A1 (ru) | Устройство сопр жени интерфейсов разной разр дности | |
SU1597904A1 (ru) | Устройство дл записи цифровой информации | |
SU1091164A1 (ru) | Устройство дл последовательного выделени единиц из двоичного кода | |
JPS6458016A (en) | Digital delay circuit | |
JPS57117045A (en) | Multiplying circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKEX | Expiry |