CA1309503C - Recepteur selectif pour processeur de systeme a processeurs multiples - Google Patents

Recepteur selectif pour processeur de systeme a processeurs multiples

Info

Publication number
CA1309503C
CA1309503C CA000572328A CA572328A CA1309503C CA 1309503 C CA1309503 C CA 1309503C CA 000572328 A CA000572328 A CA 000572328A CA 572328 A CA572328 A CA 572328A CA 1309503 C CA1309503 C CA 1309503C
Authority
CA
Canada
Prior art keywords
processors
data
processor
bus
buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CA000572328A
Other languages
English (en)
Inventor
David M. Cohen
Bhaskarpillai Gopinath
John R. Vollaro
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Iconectiv LLC
Original Assignee
Bell Communications Research Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bell Communications Research Inc filed Critical Bell Communications Research Inc
Application granted granted Critical
Publication of CA1309503C publication Critical patent/CA1309503C/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
CA000572328A 1987-10-06 1988-07-18 Recepteur selectif pour processeur de systeme a processeurs multiples Expired - Lifetime CA1309503C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10499187A 1987-10-06 1987-10-06
US07/104,991 1987-10-06

Publications (1)

Publication Number Publication Date
CA1309503C true CA1309503C (fr) 1992-10-27

Family

ID=22303492

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000572328A Expired - Lifetime CA1309503C (fr) 1987-10-06 1988-07-18 Recepteur selectif pour processeur de systeme a processeurs multiples

Country Status (4)

Country Link
EP (1) EP0380481A1 (fr)
JP (1) JPH02503121A (fr)
CA (1) CA1309503C (fr)
WO (1) WO1989003565A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3493309B2 (ja) 1997-10-31 2004-02-03 富士通株式会社 マルチキャスト送信方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2703559A1 (de) * 1977-01-28 1978-08-03 Siemens Ag Rechnersystem
US4604500A (en) * 1981-12-02 1986-08-05 At&T Bell Laboratories Multiprocessing interrupt arrangement
US4494190A (en) * 1982-05-12 1985-01-15 Honeywell Information Systems Inc. FIFO buffer to cache memory
DE3233542A1 (de) * 1982-09-10 1984-03-15 Philips Kommunikations Industrie AG, 8500 Nürnberg Verfahren und schaltungsanordnung zur abgabe von unterbrechungs-anforderungssignalen
AU4907285A (en) * 1984-11-09 1986-05-15 Spacelabs, Inc. Communications bus broadcasting

Also Published As

Publication number Publication date
WO1989003565A1 (fr) 1989-04-20
JPH02503121A (ja) 1990-09-27
EP0380481A1 (fr) 1990-08-08

Similar Documents

Publication Publication Date Title
EP0476990B1 (fr) Arbitrage dynamique de bus
US4860244A (en) Buffer system for input/output portion of digital data processing system
US4792926A (en) High speed memory system for use with a control bus bearing contiguous segmentially intermixed data read and data write request signals
US5280584A (en) Two-way data transfer apparatus
US5845329A (en) Parallel computer
US3323109A (en) Multiple computer-multiple memory system
US4412303A (en) Array processor architecture
US5093780A (en) Inter-processor transmission system having data link which automatically and periodically reads and writes the transfer data
US5313620A (en) Selective receiver for each processor in a multiple processor system
JPH01147647A (ja) データ処理装置
US4417303A (en) Multi-processor data communication bus structure
JPH0421053A (ja) 非同期データ伝送装置
US3967246A (en) Digital computer arrangement for communicating data via data buses
JPH07105146A (ja) 共有メモリ装置
CA1309503C (fr) Recepteur selectif pour processeur de systeme a processeurs multiples
US5185879A (en) Cache system and control method therefor
JPH04120652A (ja) 並列処理装置
JP2505298B2 (ja) スプリットバスにおける可変バス幅指定方式及び可変バス幅情報受信方式
JPH022178B2 (fr)
JPH02211571A (ja) 情報処理装置
JPS63184859A (ja) 共有メモリ転送装置
JPS63201810A (ja) 情報処理システムの時刻方式
JPH01114965A (ja) プロセッサアレイヘのコマンド転送方式及び回路
JP2645462B2 (ja) データ処理システム
JPS62145345A (ja) 直接メモリアクセス間隔制御方式

Legal Events

Date Code Title Description
MKLA Lapsed