CA1246749A - Printer-tape data link processor - Google Patents

Printer-tape data link processor

Info

Publication number
CA1246749A
CA1246749A CA000499078A CA499078A CA1246749A CA 1246749 A CA1246749 A CA 1246749A CA 000499078 A CA000499078 A CA 000499078A CA 499078 A CA499078 A CA 499078A CA 1246749 A CA1246749 A CA 1246749A
Authority
CA
Canada
Prior art keywords
data
tape
printer
controller
dli
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000499078A
Other languages
English (en)
French (fr)
Inventor
Jerrold E. Buggert
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Burroughs Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Burroughs Corp filed Critical Burroughs Corp
Application granted granted Critical
Publication of CA1246749A publication Critical patent/CA1246749A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Accessory Devices And Overall Control Thereof (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Surgical Instruments (AREA)
  • Vehicle Body Suspensions (AREA)
  • Control Of Throttle Valves Provided In The Intake System Or In The Exhaust System (AREA)
CA000499078A 1985-01-07 1986-01-06 Printer-tape data link processor Expired CA1246749A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US689,209 1985-01-07
US06/689,209 US4750107A (en) 1985-01-07 1985-01-07 Printer-tape data link processor with DMA slave controller which automatically switches between dual output control data chomels

Publications (1)

Publication Number Publication Date
CA1246749A true CA1246749A (en) 1988-12-13

Family

ID=24767486

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000499078A Expired CA1246749A (en) 1985-01-07 1986-01-06 Printer-tape data link processor

Country Status (8)

Country Link
US (1) US4750107A (OSRAM)
EP (1) EP0209565B1 (OSRAM)
JP (1) JPS62500962A (OSRAM)
AT (1) ATE89424T1 (OSRAM)
BR (1) BR8604530A (OSRAM)
CA (1) CA1246749A (OSRAM)
DE (1) DE3688408T2 (OSRAM)
WO (1) WO1986004169A1 (OSRAM)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07117886B2 (ja) * 1985-11-28 1995-12-18 キヤノン株式会社 デ−タ制御装置
JPS6336461A (ja) * 1986-07-31 1988-02-17 Pfu Ltd 汎用チャネル制御方式
US5070477A (en) * 1987-04-13 1991-12-03 Unisys Coporation Port adapter system including a controller for switching channels upon encountering a wait period of data transfer
US4905184A (en) * 1987-09-21 1990-02-27 Unisys Corporation Address control system for segmented buffer memory
US5121479A (en) * 1988-01-27 1992-06-09 Storage Technology Corporation Early start mode data transfer apparatus
US5003471A (en) * 1988-09-01 1991-03-26 Gibson Glenn A Windowed programmable data transferring apparatus which uses a selective number of address offset registers and synchronizes memory access to buffer
JPH0269821A (ja) * 1988-09-06 1990-03-08 Seiko Epson Corp 画像表示制御装置
US5012404A (en) * 1988-10-28 1991-04-30 United Technologies Corporation Integrated circuit remote terminal stores interface for communication between CPU and serial bus
US4888727A (en) * 1989-01-10 1989-12-19 Bull Hn Information Systems Inc. Peripheral controller with paged data buffer management
JP2550496B2 (ja) * 1989-03-30 1996-11-06 三菱電機株式会社 Ｄｍａコントローラ
JP2995752B2 (ja) * 1989-07-21 1999-12-27 日本電気株式会社 バスアーキテクチャ変換回路
GB9018990D0 (en) * 1990-08-31 1990-10-17 Ncr Co Register control for workstation interfacing means
JPH087715B2 (ja) * 1990-11-15 1996-01-29 インターナショナル・ビジネス・マシーンズ・コーポレイション データ処理装置及びアクセス制御方法
EP0489504B1 (en) * 1990-11-30 1997-03-05 International Business Machines Corporation Bidirectional FIFO buffer for interfacing between two buses
US5530901A (en) * 1991-11-28 1996-06-25 Ricoh Company, Ltd. Data Transmission processing system having DMA channels running cyclically to execute data transmission from host to memory and from memory to processing unit successively
US5386532A (en) * 1991-12-30 1995-01-31 Sun Microsystems, Inc. Method and apparatus for transferring data between a memory and a plurality of peripheral units through a plurality of data channels
EP0582535A1 (en) * 1992-07-07 1994-02-09 International Business Machines Corporation Communication system and method utilizing picoprocessors for performing complex functions out of main communication data path
US5499384A (en) * 1992-12-31 1996-03-12 Seiko Epson Corporation Input output control unit having dedicated paths for controlling the input and output of data between host processor and external device
AT400786B (de) * 1993-09-15 1996-03-25 Fendt Johann Mag Vorrichtung zur datenübertragung zwischen einem faxgerät und einer gegenstation
US5664223A (en) * 1994-04-05 1997-09-02 International Business Machines Corporation System for independently transferring data using two independently controlled DMA engines coupled between a FIFO buffer and two separate buses respectively
US5828903A (en) * 1994-09-30 1998-10-27 Intel Corporation System for performing DMA transfer with a pipeline control switching such that the first storage area contains location of a buffer for subsequent transfer
KR100200968B1 (ko) * 1996-10-17 1999-06-15 윤종용 화상형성장치의 호스트 인터페이스회로
JP2000048549A (ja) * 1998-08-03 2000-02-18 Fujitsu Ltd テープ装置

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3573852A (en) * 1968-08-30 1971-04-06 Texas Instruments Inc Variable time slot assignment of virtual processors
US4162520A (en) * 1976-09-30 1979-07-24 Burroughs Corporation Intelligent input-output interface control unit for input-output subsystem
US4371932A (en) * 1979-07-30 1983-02-01 International Business Machines Corp. I/O Controller for transferring data between a host processor and multiple I/O units
US4516199A (en) * 1979-10-11 1985-05-07 Nanodata Computer Corporation Data processing system
JPS5868346A (ja) * 1981-10-18 1983-04-23 Toshiba Corp デ−タ伝送システム
JPS5877034A (ja) * 1981-10-30 1983-05-10 Hitachi Ltd 記録方法
US4443850A (en) * 1981-12-01 1984-04-17 Burroughs Corporation Interface circuit for subsystem controller
US4538224A (en) * 1982-09-30 1985-08-27 At&T Bell Laboratories Direct memory access peripheral unit controller
US4543626A (en) * 1982-12-06 1985-09-24 Digital Equipment Corporation Apparatus and method for controlling digital data processing system employing multiple processors
US4549263A (en) * 1983-02-14 1985-10-22 Texas Instruments Incorporated Device interface controller for input/output controller
US4616337A (en) * 1983-03-30 1986-10-07 Burroughs Corporation Automatic read system for peripheral-controller
US4602331A (en) * 1983-06-30 1986-07-22 Burroughs Corporation Magnetic tape-data link processor providing automatic data transfer

Also Published As

Publication number Publication date
WO1986004169A1 (en) 1986-07-17
EP0209565B1 (en) 1993-05-12
DE3688408D1 (de) 1993-06-17
DE3688408T2 (de) 1993-08-26
ATE89424T1 (de) 1993-05-15
EP0209565A1 (en) 1987-01-28
JPH0442698B2 (OSRAM) 1992-07-14
JPS62500962A (ja) 1987-04-16
BR8604530A (pt) 1987-07-14
US4750107A (en) 1988-06-07

Similar Documents

Publication Publication Date Title
CA1246749A (en) Printer-tape data link processor
US4750113A (en) Dual function I/O controller
US4354225A (en) Intelligent main store for data processing systems
US4860244A (en) Buffer system for input/output portion of digital data processing system
US4527237A (en) Data processing system
US4516199A (en) Data processing system
US4231087A (en) Microprocessor support system
US4423480A (en) Buffered peripheral system with priority queue and preparation for signal transfer in overlapped operations
EP0241129A2 (en) Addressing arrangement for a RAM buffer controller
EP0485507B1 (en) Modular input/output system for supercomputers
EP0234598A2 (en) Interface circuit for subsystem controller
JPS6120007B2 (OSRAM)
WO1983002020A1 (en) Direct memory access for a data transfer network
JPH06161932A (ja) 入力／出力制御装置および方法
US4456970A (en) Interrupt system for peripheral controller
EP0062667A4 (en) IMPROVED INTERRUPTION ARBITRATION SYSTEM.
US4390964A (en) Input/output subsystem using card reader-peripheral controller
US4959772A (en) System for monitoring and capturing bus data in a computer
US4616337A (en) Automatic read system for peripheral-controller
GB2106675A (en) Data transfer apparatus
WO1981001066A1 (en) Data processing system
EP0316020B1 (en) Block counter system to monitor data transfers
US5845094A (en) Device access controller and remote support facility for installation of cabling in a multiprocessor system
EP0116098A1 (en) Peripheral controller for i/o subsystem using slow devices
EP0117682B1 (en) Peripherally synchronized data transfer system

Legal Events

Date Code Title Description
MKEX Expiry