CA1123518A - I/o priority resolver - Google Patents

I/o priority resolver

Info

Publication number
CA1123518A
CA1123518A CA339,183A CA339183A CA1123518A CA 1123518 A CA1123518 A CA 1123518A CA 339183 A CA339183 A CA 339183A CA 1123518 A CA1123518 A CA 1123518A
Authority
CA
Canada
Prior art keywords
bus
coupled
bit
priority
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA339,183A
Other languages
English (en)
French (fr)
Inventor
Thomas O. Holtey
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Inc filed Critical Honeywell Information Systems Inc
Application granted granted Critical
Publication of CA1123518A publication Critical patent/CA1123518A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
  • Computer And Data Communications (AREA)
  • Communication Control (AREA)
  • Complex Calculations (AREA)
CA339,183A 1979-01-02 1979-11-05 I/o priority resolver Expired CA1123518A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/000,477 US4271467A (en) 1979-01-02 1979-01-02 I/O Priority resolver
US000,477 1995-06-23

Publications (1)

Publication Number Publication Date
CA1123518A true CA1123518A (en) 1982-05-11

Family

ID=21691683

Family Applications (1)

Application Number Title Priority Date Filing Date
CA339,183A Expired CA1123518A (en) 1979-01-02 1979-11-05 I/o priority resolver

Country Status (4)

Country Link
US (1) US4271467A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS5592919A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
AU (1) AU527479B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA1123518A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4604685A (en) * 1982-02-19 1986-08-05 Honeywell Information Systems Inc. Two stage selection based on time of arrival and predetermined priority in a bus priority resolver
JPS58225442A (ja) * 1982-06-25 1983-12-27 Toshiba Corp 優先順位制御回路
US4814974A (en) * 1982-07-02 1989-03-21 American Telephone And Telegraph Company, At&T Bell Laboratories Programmable memory-based arbitration system for implementing fixed and flexible priority arrangements
US4642630A (en) * 1982-12-28 1987-02-10 At&T Bell Laboratories Method and apparatus for bus contention resolution
SE445861B (sv) * 1984-12-12 1986-07-21 Ellemtel Utvecklings Ab Prioritetsfordelningsanordning for datorer
US4802087A (en) * 1986-06-27 1989-01-31 Honeywell Bull Inc. Multiprocessor level change synchronization apparatus
US4805096A (en) * 1987-03-06 1989-02-14 Eta Systems, Inc. Interrupt system
GB8815042D0 (en) * 1988-06-24 1988-08-03 Int Computers Ltd Data processing apparatus
US4972342A (en) * 1988-10-07 1990-11-20 International Business Machines Corporation Programmable priority branch circuit
US5303382A (en) * 1989-09-21 1994-04-12 Digital Equipment Corporation Arbiter with programmable dynamic request prioritization
US5168570A (en) * 1989-12-29 1992-12-01 Supercomputer Systems Limited Partnership Method and apparatus for a multiple request toggling priority system
FR2793572B1 (fr) * 1999-05-10 2001-10-05 Cit Alcatel Procede et dispositif pour commander l'ordre de depart d'informations ou d'objets stockes temporairement
DE10148865A1 (de) * 2001-10-04 2003-04-17 Bosch Gmbh Robert Busstation
JP4633334B2 (ja) * 2003-01-27 2011-02-16 パナソニック株式会社 情報処理装置およびメモリアクセス調停方法
US20050170586A1 (en) * 2004-01-29 2005-08-04 O2Ic, Inc., (A California Corporation) Method of manufacturing non-volatile DRAM

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3599162A (en) * 1969-04-22 1971-08-10 Comcet Inc Priority tabling and processing of interrupts
IT971304B (it) * 1972-11-29 1974-04-30 Honeywell Inf Systems Sistema di accesso a priorita variabile dinamicamente
GB1468642A (en) * 1975-01-07 1977-03-30 Burroughs Corp Data processing systems
US4001783A (en) * 1975-03-26 1977-01-04 Honeywell Information Systems, Inc. Priority interrupt mechanism
US3993981A (en) * 1975-06-30 1976-11-23 Honeywell Information Systems, Inc. Apparatus for processing data transfer requests in a data processing system
US4020471A (en) * 1975-06-30 1977-04-26 Honeywell Information Systems, Inc. Interrupt scan and processing system for a data processing system
US4028684A (en) * 1975-10-16 1977-06-07 Bell Telephone Laboratories, Incorporated Memory patching circuit with repatching capability
US4023143A (en) * 1975-10-28 1977-05-10 Cincinnati Milacron Inc. Fixed priority interrupt control circuit
US4056847A (en) * 1976-08-04 1977-11-01 Rca Corporation Priority vector interrupt system

Also Published As

Publication number Publication date
AU527479B2 (en) 1983-03-03
AU5368079A (en) 1980-07-10
JPS636890B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-02-12
JPS5592919A (en) 1980-07-14
US4271467A (en) 1981-06-02

Similar Documents

Publication Publication Date Title
CA1123518A (en) I/o priority resolver
US4291371A (en) I/O Request interrupt mechanism
US5765027A (en) Network controller which enables the local processor to have greater access to at least one memory device than the host computer in response to a control signal
KR910006856A (ko) 어드레스 레지스터를 이용하여 동적으로 버스제어를 실행하는 마이크로컴퓨터
GB2171230A (en) Using 8-bit and 16-bit modules in a 16-bit microprocessor system
KR940005790B1 (ko) Dma 기능을 갖춘 정보 처리장치
KR910015933A (ko) 원칩 마이크로프로세서 및 그 버스시스템
US5548777A (en) Interface control system for a CD-ROM driver by memory mapped I/O method having a predetermined base address using an ISA BUS standard
KR940001877B1 (ko) 멀티 프로세서 시스템
US4290104A (en) Computer system having a paging apparatus for mapping virtual addresses to real addresses for a memory of a multiline communications controller
EP1109102B1 (en) Memory system comprising multiple memory devices and memory access method
US4346441A (en) Random access memory system for extending the memory addressing capacity of a CPU
JPS6010333B2 (ja) アドレシング制御装置
US4419727A (en) Hardware for extending microprocessor addressing capability
US4491911A (en) Data processing system with improved address translation facility
US5269015A (en) Computer system including circuitry for reading write-only output ports
US4257101A (en) Hardware in a computer system for maintenance by a remote computer system
KR20040045446A (ko) 버스트 모드를 지원하는 외부 메모리가 있는 인터페이싱프로세서
US5251307A (en) Channel apparatus with a function for converting virtual address to real address
CA1138121A (en) Hardware for extending microprocessor addressing capability
JP3480961B2 (ja) メモリアクセス方法
EP0332911A2 (en) Local memory fast selecting apparatus
KR100452332B1 (ko) 데이터 읽기 및 쓰기 속도 개선 방법
JP2687416B2 (ja) 拡張ポートを有するマイクロプロセッサ
JPH08147262A (ja) マイクロプロセッサ

Legal Events

Date Code Title Description
MKEX Expiry