BR9203849A - Aparelho para deteccao e restabelecimento de erros em um controlador de dma - Google Patents

Aparelho para deteccao e restabelecimento de erros em um controlador de dma

Info

Publication number
BR9203849A
BR9203849A BR929203849A BR9203849A BR9203849A BR 9203849 A BR9203849 A BR 9203849A BR 929203849 A BR929203849 A BR 929203849A BR 9203849 A BR9203849 A BR 9203849A BR 9203849 A BR9203849 A BR 9203849A
Authority
BR
Brazil
Prior art keywords
dma controller
detection
error
appliance
dma
Prior art date
Application number
BR929203849A
Other languages
English (en)
Inventor
Nader Amini
Bechara Fouad Boury
Sherwood Brannon
Richard Gerard Hofmann
Terence J Lohman
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of BR9203849A publication Critical patent/BR9203849A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
    • G06F11/0757—Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0763—Error or fault detection not based on redundancy by bit configuration check, e.g. of formats or tags
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Bus Control (AREA)
  • Debugging And Monitoring (AREA)
BR929203849A 1991-10-15 1992-10-02 Aparelho para deteccao e restabelecimento de erros em um controlador de dma BR9203849A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/778,040 US5333274A (en) 1991-10-15 1991-10-15 Error detection and recovery in a DMA controller

Publications (1)

Publication Number Publication Date
BR9203849A true BR9203849A (pt) 1993-05-04

Family

ID=25112122

Family Applications (1)

Application Number Title Priority Date Filing Date
BR929203849A BR9203849A (pt) 1991-10-15 1992-10-02 Aparelho para deteccao e restabelecimento de erros em um controlador de dma

Country Status (4)

Country Link
US (1) US5333274A (pt)
JP (1) JPH0690691B2 (pt)
BR (1) BR9203849A (pt)
CA (1) CA2071301A1 (pt)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5923859A (en) * 1995-04-13 1999-07-13 Compaq Computer Corporation Dual arbiters for arbitrating access to a first and second bus in a computer system having bus masters on each bus
US5594702A (en) * 1995-06-28 1997-01-14 National Semiconductor Corporation Multi-first-in-first-out memory circuit
US6115767A (en) * 1996-03-04 2000-09-05 Matsushita Electric Industrial Co., Ltd. Apparatus and method of partially transferring data through bus and bus master control device
US5768620A (en) * 1996-04-09 1998-06-16 International Business Machines Corporation Variable timeout method in a missing-interrupt-handler for I/O requests issued by the same operating system
US5758190A (en) * 1996-04-09 1998-05-26 International Business Machines Corporation Control unit threshold timeout controls for software missing interrupt handlers in operating systems
US5894583A (en) * 1996-04-09 1999-04-13 International Business Machines Corporation Variable timeout method for improving missing-interrupt-handler operations in an environment having I/O devices shared by one or more systems
US5862408A (en) * 1996-05-13 1999-01-19 Advanced Micro Devices, Inc. Microprocessor system having multiplexor disposed in first and second read paths between memory CPU and DMA for selecting data from either read path
JPH103436A (ja) * 1996-06-17 1998-01-06 Mitsubishi Electric Corp 自動転送機能付シリアル入出力回路
JP3256442B2 (ja) * 1996-08-27 2002-02-12 日本電気株式会社 データ転送制御回路
US6185634B1 (en) * 1996-09-27 2001-02-06 Emc Corporation Address triggered DMA controller with an indicative signal including circuitry for calculating a new trigger address value based on the sum of the current trigger address and the descriptor register data with a trigger address register
US5850556A (en) * 1996-12-26 1998-12-15 Cypress Semiconductor Corp. Interruptible state machine
US6055619A (en) * 1997-02-07 2000-04-25 Cirrus Logic, Inc. Circuits, system, and methods for processing multiple data streams
US6259957B1 (en) 1997-04-04 2001-07-10 Cirrus Logic, Inc. Circuits and methods for implementing audio Codecs and systems using the same
US6473780B1 (en) * 1998-04-01 2002-10-29 Intel Corporation Scheduling of direct memory access
US6654909B1 (en) * 2000-06-30 2003-11-25 Intel Corporation Apparatus and method for protecting critical resources against soft errors in high performance microprocessors
US6874039B2 (en) 2000-09-08 2005-03-29 Intel Corporation Method and apparatus for distributed direct memory access for systems on chip
US7139848B1 (en) * 2000-12-08 2006-11-21 Xilinx, Inc. DMA protocol extension for packet-based transfer
US6922741B2 (en) * 2002-02-01 2005-07-26 Intel Corporation Method and system for monitoring DMA status
US7249308B2 (en) * 2003-04-21 2007-07-24 International Business Machines Corporation Algorithm to test LPAR I/O subsystem's adherence to LPAR I/O firewalls
US20050182862A1 (en) * 2004-02-12 2005-08-18 Ritz Andrew J. System and method for detecting DMA-generated memory corruption in a PCI express bus system
JP4615233B2 (ja) * 2004-03-29 2011-01-19 富士通セミコンダクター株式会社 Ｄｍａを内蔵するマイクロコンピュータ
JP4303719B2 (ja) * 2005-12-08 2009-07-29 Ｎｅｃエレクトロニクス株式会社 半導体集積回路およびその制御方法
US7953907B1 (en) 2006-08-22 2011-05-31 Marvell International Ltd. Concurrent input/output control and integrated error management in FIFO
US8250250B2 (en) * 2009-10-28 2012-08-21 Apple Inc. Using central direct memory access (CDMA) controller to test integrated circuit
US8756329B2 (en) 2010-09-15 2014-06-17 Oracle International Corporation System and method for parallel multiplexing between servers in a cluster
US9185054B2 (en) 2010-09-15 2015-11-10 Oracle International Corporation System and method for providing zero buffer copying in a middleware machine environment
US9086909B2 (en) 2011-05-17 2015-07-21 Oracle International Corporation System and method for supporting work sharing muxing in a cluster
US20140250252A1 (en) * 2013-03-04 2014-09-04 Silicon Graphics International Corp. First-in First-Out (FIFO) Modular Memory Structure
JP2019101446A (ja) 2017-11-28 2019-06-24 ルネサスエレクトロニクス株式会社 半導体装置及びそれを備えた半導体システム
US10565048B2 (en) * 2017-12-01 2020-02-18 Arista Networks, Inc. Logic buffer for hitless single event upset handling

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58159129A (ja) * 1982-03-17 1983-09-21 Mitsubishi Electric Corp マイクロコンピユ−タシステムのｄｍａ制御装置
DE3241412A1 (de) * 1982-11-09 1984-05-10 Siemens AG, 1000 Berlin und 8000 München Vorrichtung zum testen eines hochintegrierten mikroprogramm-gesteuerten elektronischen bauteiles
US4493035A (en) * 1982-12-07 1985-01-08 Motorola, Inc. Data processor version validation
JPS60116061A (ja) * 1983-11-29 1985-06-22 Fujitsu Ltd 入出力処理方式
US4837677A (en) * 1985-06-14 1989-06-06 International Business Machines Corporation Multiple port service expansion adapter for a communications controller
US4797853A (en) * 1985-11-15 1989-01-10 Unisys Corporation Direct memory access controller for improved system security, memory to memory transfers, and interrupt processing
US4959782A (en) * 1986-10-29 1990-09-25 United Technologies Corporation Access arbitration for an input-output controller
FR2606184B1 (fr) * 1986-10-31 1991-11-29 Thomson Csf Dispositif de calcul reconfigurable

Also Published As

Publication number Publication date
US5333274A (en) 1994-07-26
CA2071301A1 (en) 1993-04-16
JPH0690691B2 (ja) 1994-11-14
JPH05204786A (ja) 1993-08-13

Similar Documents

Publication Publication Date Title
BR9203849A (pt) Aparelho para deteccao e restabelecimento de erros em um controlador de dma
EP0483038A3 (en) Systems and methods for providing recovery capabilities
EP0618534A3 (en) Fault-tolerant transaction-oriented data processing.
FI102219B1 (fi) Parannettu virheraportointi käännetyn koodin suorittamiseksi
DE3682039D1 (de) Fehlertolerantes datenverarbeitungssystem und verfahren dazu.
EP0315303A3 (en) Duplicated fault-tolerant computer system with error checking
EP0543567A3 (en) System crash detect and automatic reset mechanism for processor cards
MX171592B (es) Sistema de microcomputadora que incluye un circuito de reajuste para microprocesador
DE69901255T2 (de) Mehrprozessorsystem brücke mit zugriffskontrollierung
NO891607D0 (no) System som innbefatter en autopilot, med en simulator, for en fluidums-baaret farkost.
EP0550283A3 (en) Invoking hardware recovery actions via action latches
JPS53112630A (en) Information processor
JPS6457354A (en) Method and apparatus for data transfer hand shake pipeline
JPS5452907A (en) Data transfer unit
JPS53122340A (en) Check system for read-in data
JPH0254320A (ja) 時刻装置
JPS5451347A (en) Fault detection system of data processor
JPS5452950A (en) Error detecting/correcting system
TW197508B (en) Interface processing method and technique for computer system type detection
JPH01223521A (ja) 大規模集積回路
JPS57162039A (en) Fault detecting system
JPS548908A (en) Correstion system of delay detection error
JPS6457342A (en) Malfunction detector for data processor
JPS51113436A (en) Error control system
JPS5467730A (en) Retry system of bus transfer

Legal Events

Date Code Title Description
EE Request for examination
FF Decision: intention to grant
FA11 Dismissal: dismissal - article 38, par. 2 of industrial property law