BR112014032625A2 - sistema de computador; processador de computador; e compilador - Google Patents

sistema de computador; processador de computador; e compilador

Info

Publication number
BR112014032625A2
BR112014032625A2 BR112014032625A BR112014032625A BR112014032625A2 BR 112014032625 A2 BR112014032625 A2 BR 112014032625A2 BR 112014032625 A BR112014032625 A BR 112014032625A BR 112014032625 A BR112014032625 A BR 112014032625A BR 112014032625 A2 BR112014032625 A2 BR 112014032625A2
Authority
BR
Brazil
Prior art keywords
instruction
processor
computer system
computer
specific
Prior art date
Application number
BR112014032625A
Other languages
English (en)
Inventor
Jeroen Niessen Arnoldus
Marinus Gerardus Maria Tolhuizen Ludovicus
Deng Mina
Mathias Hubertus Mechtildis Antonius Gorissen Paulus
Original Assignee
Koninklijke Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Nv filed Critical Koninklijke Philips Nv
Publication of BR112014032625A2 publication Critical patent/BR112014032625A2/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/02—Digital function generators
    • G06F1/03—Digital function generators working, at least partly, by table look-up
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30029—Logical and Boolean instructions, e.g. XOR, NOT
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
    • G06F9/30061—Multi-way branch instructions, e.g. CASE
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/324—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address using program counter relative addressing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)

Abstract

resumo sistema de computador; processador de computador; e compilador um sistema de computador caracterizado por compreender um processador e uma memória, o processador caracterizado por compreender um circuito de ciclo de instrução configurado para obter repetidamente uma próxima instrução de um programa de computador, um decodificador de instrução configurado para decodificar e executar a instrução obtida pelo circuito de ciclo de instrução, o sistema de computador suportando múltiplas operações aritméticas e/ou lógicas sob controle de uma ou mais das instruções, em que a memória armazena múltiplas tabelas, cada uma específica das múltiplas operações aritméticas e/ou lógicas que são suportadas por uma tabela específica armazenada na memória, cada tabela específica caracterizada por compreender o resultado das operações aritméticas específicas para uma variação de entradas. 1/1
BR112014032625A 2012-07-06 2013-07-06 sistema de computador; processador de computador; e compilador BR112014032625A2 (pt)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201261668482P 2012-07-06 2012-07-06
EP13156975 2013-02-27
PCT/IB2013/055541 WO2014006605A2 (en) 2012-07-06 2013-07-06 Computer processor and system without an arithmetic and logic unit

Publications (1)

Publication Number Publication Date
BR112014032625A2 true BR112014032625A2 (pt) 2017-06-27

Family

ID=47757440

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112014032625A BR112014032625A2 (pt) 2012-07-06 2013-07-06 sistema de computador; processador de computador; e compilador

Country Status (9)

Country Link
US (1) US20150324199A1 (pt)
EP (1) EP2870529A2 (pt)
JP (1) JP6300796B2 (pt)
CN (1) CN104395876B (pt)
BR (1) BR112014032625A2 (pt)
MX (1) MX2014015093A (pt)
RU (1) RU2015103934A (pt)
WO (1) WO2014006605A2 (pt)
ZA (1) ZA201500848B (pt)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10496372B2 (en) * 2014-09-30 2019-12-03 Koninklijke Philips N.V. Electronic calculating device for performing obfuscated arithmetic
US10114795B2 (en) 2016-12-30 2018-10-30 Western Digital Technologies, Inc. Processor in non-volatile storage memory
US10885985B2 (en) 2016-12-30 2021-01-05 Western Digital Technologies, Inc. Processor in non-volatile storage memory
CN107527189B (zh) * 2017-08-31 2021-01-29 上海钜祥精密模具有限公司 一种产品状态的存储方法及可编程逻辑控制器
US10902113B2 (en) * 2017-10-25 2021-01-26 Arm Limited Data processing
FR3083350B1 (fr) * 2018-06-29 2021-01-01 Vsora Acces memoire de processeurs
FR3083351B1 (fr) * 2018-06-29 2021-01-01 Vsora Architecture de processeur asynchrone
CN110058884B (zh) * 2019-03-15 2021-06-01 佛山市顺德区中山大学研究院 用于计算型存储指令集运算的优化方法、系统及存储介质
CN111723920B (zh) * 2019-03-22 2024-05-17 中科寒武纪科技股份有限公司 人工智能计算装置及相关产品
US20220164442A1 (en) * 2019-08-12 2022-05-26 Hewlett-Packard Development Company, L.P. Thread mapping

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL256940A (pt) * 1959-10-19 1900-01-01
JPS60133496A (ja) * 1983-12-21 1985-07-16 三菱電機株式会社 画像処理装置
DE4320263A1 (de) * 1993-06-18 1994-12-22 Gsf Forschungszentrum Umwelt Datenverarbeitungsmaschine
US5907711A (en) * 1996-01-22 1999-05-25 Hewlett-Packard Company Method and apparatus for transforming multiplications into product table lookup references
US6282633B1 (en) * 1998-11-13 2001-08-28 Tensilica, Inc. High data density RISC processor
JP4004915B2 (ja) * 2002-06-28 2007-11-07 株式会社ルネサステクノロジ データ処理装置
JP2007087045A (ja) * 2005-09-21 2007-04-05 Canon Inc 時刻同期デバイス装置
JP2008191807A (ja) * 2007-02-02 2008-08-21 Seiko Epson Corp プログラム実行装置及び電子機器

Also Published As

Publication number Publication date
WO2014006605A2 (en) 2014-01-09
ZA201500848B (en) 2017-01-25
JP2015527642A (ja) 2015-09-17
US20150324199A1 (en) 2015-11-12
JP6300796B2 (ja) 2018-03-28
CN104395876A (zh) 2015-03-04
EP2870529A2 (en) 2015-05-13
WO2014006605A3 (en) 2014-03-13
RU2015103934A (ru) 2016-08-27
MX2014015093A (es) 2015-03-05
CN104395876B (zh) 2018-05-08

Similar Documents

Publication Publication Date Title
BR112014032625A2 (pt) sistema de computador; processador de computador; e compilador
BR112018002040A2 (pt) controle de uma nuvem de dispositivo
BR112017010075A2 (pt) processadores, métodos, sistemas e instruções de ajuste de coordenada de morton
BR112017010225A2 (pt) complexidade de localização de ativos e recursos de língua arbitrários
PH12017550124A1 (en) Decoupled processor instruction window and operand buffer
BR112015030158A2 (pt) preempção de armazenamento temporário de comando intermediário para cargas de trabalho gráficas
BR112017003270A2 (pt) inércia paramétrica e apis
BR112015022852A2 (pt) mecanismos de processamento de vetor que tem configurações de percurso de dados programáveis para proporcionar processamento de vetor de múltiplos modos, e processadores de vetor, sistemas, e métodos, relacionados
BR112014005227A2 (pt) método implantado por pelo menos um dispositivo de computação e dispositivo de computação
BR112017011104A2 (pt) sistemas, aparelhos e métodos para execução de especulação de dados
BR112015027812A2 (pt) processo contínuo de multietapa para purificação de anticorpos
WO2017030619A3 (en) Techniques for distributed operation of secure controllers
BR112014005410A8 (pt) Aproximação semântica
BR112014005427A2 (pt) método implantado por um dispositivo de computação
GB2519017A (en) Next instruction access intent instruction
BR112015030186A2 (pt) processadores, métodos, sistemas e instruções para transcodificar pontos de código de comprimento variável de caracteres de código unicode
BR112015030435A2 (pt) temporizadores por processador virtuais para sistemas de processador múltiplo
GB2520858A (en) Instruction set for message scheduling of SHA256 algorithm
BR112015001647A2 (pt) método para associar um elemento óptico com pelo menos uma fonte de luz; elemento óptico ativo; aparelho de iluminação que inclui uma memória e um controlador que pode ser operado para executar as instruções armazenadas na memória; e sistema de iluminação
BR112017018365A2 (pt) uso de lavagens alcalinas durante cromatografia para remoção de impurezas
BR112015025569A2 (pt) criação assistida de evento de controle
BR112015030122A2 (pt) aparelho e método para acelerar operações de compressão e descompressão
BR112017025625A2 (pt) reordenação de transação e tradução com multi-thread para unidades de gerenciamento de memória
BR112015030433A8 (pt) processo, artigo de computação e computador para direção de interrupção gerenciada por sistema operacional em sistemas de processador múltiplo
BR112017007442A2 (pt) roteamento de interrupção eficiente para um processador de várias threads

Legal Events

Date Code Title Description
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]
B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]