BR112015022852A2 - mecanismos de processamento de vetor que tem configurações de percurso de dados programáveis para proporcionar processamento de vetor de múltiplos modos, e processadores de vetor, sistemas, e métodos, relacionados - Google Patents
mecanismos de processamento de vetor que tem configurações de percurso de dados programáveis para proporcionar processamento de vetor de múltiplos modos, e processadores de vetor, sistemas, e métodos, relacionadosInfo
- Publication number
- BR112015022852A2 BR112015022852A2 BR112015022852A BR112015022852A BR112015022852A2 BR 112015022852 A2 BR112015022852 A2 BR 112015022852A2 BR 112015022852 A BR112015022852 A BR 112015022852A BR 112015022852 A BR112015022852 A BR 112015022852A BR 112015022852 A2 BR112015022852 A2 BR 112015022852A2
- Authority
- BR
- Brazil
- Prior art keywords
- vector
- vector processing
- data path
- path configurations
- programmable data
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract 6
- 230000007246 mechanism Effects 0.000 abstract 2
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8053—Vector processors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
- G06F9/3887—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by a single instruction for multiple data lanes [SIMD]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
- G06F9/3893—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator
- G06F9/3895—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros
- G06F9/3897—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros with adaptable data path
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Computing Systems (AREA)
- Advance Control (AREA)
- Complex Calculations (AREA)
Abstract
1/1 resumo mecanismos de processamento de vetor que tem configurações de percurso de dados programáveis para proporcionar processamento de vetor de múltiplos modos, e processadores de vetor, sistemas, e métodos, relacionados as modalidades aqui reveladas incluem mecanismos de processamento de vetor (vpes) que têm configurações programáveis de percurso de dados para proporcionar processamento de vetor de múltiplos modos. processadores de vetor relacionados, sistemas e métodos também são revelados. os vpes incluem um estágio(s) de processamento de vetor configurado para processar os dados de vetor de acordo com uma instrução de vetor executada no estágio de processamento de vetor. cada estágio de processamento de vetor inclui blocos de processamento de vetor configurados individualmente para processar os dados de vetor com base na instrução de vetor sendo executada. os blocos de processamento de vetor são capazes de proporcionar diferentes operações de vetor para diferentes tipos de instruções de vetor com base nas configurações de percurso de dados. os percursos de dados dos blocos de processamento de vetor podem ser programados para ser reprogramáveis para processar os dados de vetor diferentemente de acordo com a instrução de vetor específica sendo executada. dessa maneira, um vpe pode ser provido com sua configuração de percursos de dados programável para executar diferentes tipos de funções com base nas configurações de percurso de dados de acordo com a instrução de vetor sendo executada.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/798,641 US9495154B2 (en) | 2013-03-13 | 2013-03-13 | Vector processing engines having programmable data path configurations for providing multi-mode vector processing, and related vector processors, systems, and methods |
PCT/US2014/022162 WO2014164367A1 (en) | 2013-03-13 | 2014-03-07 | Vector processing engines having programmable data path configurations for providing multi-mode vector processing, and related vector processors, systems, and methods |
Publications (1)
Publication Number | Publication Date |
---|---|
BR112015022852A2 true BR112015022852A2 (pt) | 2017-07-18 |
Family
ID=50442637
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR112015022852A BR112015022852A2 (pt) | 2013-03-13 | 2014-03-07 | mecanismos de processamento de vetor que tem configurações de percurso de dados programáveis para proporcionar processamento de vetor de múltiplos modos, e processadores de vetor, sistemas, e métodos, relacionados |
Country Status (7)
Country | Link |
---|---|
US (1) | US9495154B2 (pt) |
EP (1) | EP2972968B1 (pt) |
JP (1) | JP6243000B2 (pt) |
KR (1) | KR101735742B1 (pt) |
CN (1) | CN105027109B (pt) |
BR (1) | BR112015022852A2 (pt) |
WO (1) | WO2014164367A1 (pt) |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9275014B2 (en) | 2013-03-13 | 2016-03-01 | Qualcomm Incorporated | Vector processing engines having programmable data path configurations for providing multi-mode radix-2x butterfly vector processing circuits, and related vector processors, systems, and methods |
JP6102528B2 (ja) * | 2013-06-03 | 2017-03-29 | 富士通株式会社 | 信号処理装置及び信号処理方法 |
EP3031137B1 (en) | 2013-09-06 | 2022-01-05 | Huawei Technologies Co., Ltd. | Method and apparatus for asynchronous processor based on clock delay adjustment |
US9619227B2 (en) | 2013-11-15 | 2017-04-11 | Qualcomm Incorporated | Vector processing engines (VPEs) employing tapped-delay line(s) for providing precision correlation / covariance vector processing operations with reduced sample re-fetching and power consumption, and related vector processor systems and methods |
US9977676B2 (en) | 2013-11-15 | 2018-05-22 | Qualcomm Incorporated | Vector processing engines (VPEs) employing reordering circuitry in data flow paths between execution units and vector data memory to provide in-flight reordering of output vector data stored to vector data memory, and related vector processor systems and methods |
US9792118B2 (en) * | 2013-11-15 | 2017-10-17 | Qualcomm Incorporated | Vector processing engines (VPEs) employing a tapped-delay line(s) for providing precision filter vector processing operations with reduced sample re-fetching and power consumption, and related vector processor systems and methods |
US9684509B2 (en) | 2013-11-15 | 2017-06-20 | Qualcomm Incorporated | Vector processing engines (VPEs) employing merging circuitry in data flow paths between execution units and vector data memory to provide in-flight merging of output vector data stored to vector data memory, and related vector processing instructions, systems, and methods |
US9880845B2 (en) | 2013-11-15 | 2018-01-30 | Qualcomm Incorporated | Vector processing engines (VPEs) employing format conversion circuitry in data flow paths between vector data memory and execution units to provide in-flight format-converting of input vector data to execution units for vector processing operations, and related vector processor systems and methods |
US11544214B2 (en) * | 2015-02-02 | 2023-01-03 | Optimum Semiconductor Technologies, Inc. | Monolithic vector processor configured to operate on variable length vectors using a vector length register |
US10162632B1 (en) * | 2016-05-27 | 2018-12-25 | Cadence Design Systems, Inc. | System and method for a low-power processing architecture |
US20180217838A1 (en) * | 2017-02-01 | 2018-08-02 | Futurewei Technologies, Inc. | Ultra lean vector processor |
US11277455B2 (en) | 2018-06-07 | 2022-03-15 | Mellanox Technologies, Ltd. | Streaming system |
US20200106828A1 (en) * | 2018-10-02 | 2020-04-02 | Mellanox Technologies, Ltd. | Parallel Computation Network Device |
US11188497B2 (en) | 2018-11-21 | 2021-11-30 | SambaNova Systems, Inc. | Configuration unload of a reconfigurable data processor |
US10831507B2 (en) | 2018-11-21 | 2020-11-10 | SambaNova Systems, Inc. | Configuration load of a reconfigurable data processor |
US11625393B2 (en) | 2019-02-19 | 2023-04-11 | Mellanox Technologies, Ltd. | High performance computing system |
EP3699770A1 (en) | 2019-02-25 | 2020-08-26 | Mellanox Technologies TLV Ltd. | Collective communication system and methods |
US11750699B2 (en) | 2020-01-15 | 2023-09-05 | Mellanox Technologies, Ltd. | Small message aggregation |
US11252027B2 (en) | 2020-01-23 | 2022-02-15 | Mellanox Technologies, Ltd. | Network element supporting flexible data reduction operations |
US11876885B2 (en) | 2020-07-02 | 2024-01-16 | Mellanox Technologies, Ltd. | Clock queue with arming and/or self-arming features |
US20220057994A1 (en) * | 2020-08-20 | 2022-02-24 | Flex Logix Technologies, Inc. | Configurable MAC Pipelines for Finite-Impulse-Response Filtering, and Methods of Operating Same |
US11556378B2 (en) | 2020-12-14 | 2023-01-17 | Mellanox Technologies, Ltd. | Offloading execution of a multi-task parameter-dependent operation to a network device |
US11327771B1 (en) | 2021-07-16 | 2022-05-10 | SambaNova Systems, Inc. | Defect repair circuits for a reconfigurable data processor |
US11556494B1 (en) | 2021-07-16 | 2023-01-17 | SambaNova Systems, Inc. | Defect repair for a reconfigurable data processor for homogeneous subarrays |
US11409540B1 (en) | 2021-07-16 | 2022-08-09 | SambaNova Systems, Inc. | Routing circuits for defect repair for a reconfigurable data processor |
US11922237B1 (en) | 2022-09-12 | 2024-03-05 | Mellanox Technologies, Ltd. | Single-step collective operations |
Family Cites Families (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5499375A (en) * | 1993-06-03 | 1996-03-12 | Texas Instruments Incorporated | Feedback register configuration for a synchronous vector processor employing delayed and non-delayed algorithms |
EP0681236B1 (en) | 1994-05-05 | 2000-11-22 | Conexant Systems, Inc. | Space vector data path |
US5805875A (en) | 1996-09-13 | 1998-09-08 | International Computer Science Institute | Vector processing system with multi-operation, run-time configurable pipelines |
US6006245A (en) | 1996-12-20 | 1999-12-21 | Compaq Computer Corporation | Enhanced fast fourier transform technique on vector processor with operand routing and slot-selectable operation |
WO1999045462A1 (de) | 1998-03-03 | 1999-09-10 | Siemens Aktiengesellschaft | Datenpfad für signalverarbeitungsprozessoren |
US6330660B1 (en) * | 1999-10-25 | 2001-12-11 | Vxtel, Inc. | Method and apparatus for saturated multiplication and accumulation in an application specific signal processor |
JP3940542B2 (ja) | 2000-03-13 | 2007-07-04 | 株式会社ルネサステクノロジ | データプロセッサ及びデータ処理システム |
JP2003016051A (ja) | 2001-06-29 | 2003-01-17 | Nec Corp | 複素ベクトル演算プロセッサ |
US6986021B2 (en) | 2001-11-30 | 2006-01-10 | Quick Silver Technology, Inc. | Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements |
US6922771B2 (en) * | 2002-04-24 | 2005-07-26 | Portalplayer, Inc. | Vector floating point unit |
US7159099B2 (en) * | 2002-06-28 | 2007-01-02 | Motorola, Inc. | Streaming vector processor with reconfigurable interconnection switch |
AU2003286131A1 (en) | 2002-08-07 | 2004-03-19 | Pact Xpp Technologies Ag | Method and device for processing data |
US20040193837A1 (en) | 2003-03-31 | 2004-09-30 | Patrick Devaney | CPU datapaths and local memory that executes either vector or superscalar instructions |
US7272751B2 (en) | 2004-01-15 | 2007-09-18 | International Business Machines Corporation | Error detection during processor idle cycles |
KR100985110B1 (ko) | 2004-01-28 | 2010-10-05 | 삼성전자주식회사 | 단순한 구조의 4:2 csa 셀 및 4:2 캐리 저장 가산 방법 |
JP4477959B2 (ja) * | 2004-07-26 | 2010-06-09 | 独立行政法人理化学研究所 | ブロードキャスト型並列処理のための演算処理装置 |
US7299342B2 (en) * | 2005-05-24 | 2007-11-20 | Coresonic Ab | Complex vector executing clustered SIMD micro-architecture DSP with accelerator coupled complex ALU paths each further including short multiplier/accumulator using two's complement |
US20070106718A1 (en) | 2005-11-04 | 2007-05-10 | Shum Hoi L | Fast fourier transform on a single-instruction-stream, multiple-data-stream processor |
CN101615173B (zh) * | 2006-02-06 | 2011-11-30 | 威盛电子股份有限公司 | 处理任何数个不同格式数据的串流处理器及其方法及模块 |
US7519646B2 (en) | 2006-10-26 | 2009-04-14 | Intel Corporation | Reconfigurable SIMD vector processing system |
US8051123B1 (en) | 2006-12-15 | 2011-11-01 | Nvidia Corporation | Multipurpose functional unit with double-precision and filtering operations |
DE102007014808A1 (de) | 2007-03-28 | 2008-10-02 | Texas Instruments Deutschland Gmbh | Multiplizier- und Multiplizier- und Addiereinheit |
JP5116499B2 (ja) * | 2008-01-31 | 2013-01-09 | 三洋電機株式会社 | 演算処理回路 |
US8320478B2 (en) | 2008-12-19 | 2012-11-27 | Entropic Communications, Inc. | System and method for generating a signal with a random low peak to average power ratio waveform for an orthogonal frequency division multiplexing system |
US20110072236A1 (en) | 2009-09-20 | 2011-03-24 | Mimar Tibet | Method for efficient and parallel color space conversion in a programmable processor |
CN102768654A (zh) | 2011-05-05 | 2012-11-07 | 中兴通讯股份有限公司 | 具有fft基2蝶运算处理能力的装置及其实现运算的方法 |
DE102011108576A1 (de) | 2011-07-27 | 2013-01-31 | Texas Instruments Deutschland Gmbh | Selbstgetaktete Multipliziereinheit |
US20130339649A1 (en) * | 2012-06-15 | 2013-12-19 | Intel Corporation | Single instruction multiple data (simd) reconfigurable vector register file and permutation unit |
US20140280407A1 (en) | 2013-03-13 | 2014-09-18 | Qualcomm Incorporated | Vector processing carry-save accumulators employing redundant carry-save format to reduce carry propagation, and related vector processors, systems, and methods |
US9275014B2 (en) | 2013-03-13 | 2016-03-01 | Qualcomm Incorporated | Vector processing engines having programmable data path configurations for providing multi-mode radix-2x butterfly vector processing circuits, and related vector processors, systems, and methods |
US9977676B2 (en) | 2013-11-15 | 2018-05-22 | Qualcomm Incorporated | Vector processing engines (VPEs) employing reordering circuitry in data flow paths between execution units and vector data memory to provide in-flight reordering of output vector data stored to vector data memory, and related vector processor systems and methods |
US9792118B2 (en) | 2013-11-15 | 2017-10-17 | Qualcomm Incorporated | Vector processing engines (VPEs) employing a tapped-delay line(s) for providing precision filter vector processing operations with reduced sample re-fetching and power consumption, and related vector processor systems and methods |
US20150143076A1 (en) | 2013-11-15 | 2015-05-21 | Qualcomm Incorporated | VECTOR PROCESSING ENGINES (VPEs) EMPLOYING DESPREADING CIRCUITRY IN DATA FLOW PATHS BETWEEN EXECUTION UNITS AND VECTOR DATA MEMORY TO PROVIDE IN-FLIGHT DESPREADING OF SPREAD-SPECTRUM SEQUENCES, AND RELATED VECTOR PROCESSING INSTRUCTIONS, SYSTEMS, AND METHODS |
US9684509B2 (en) | 2013-11-15 | 2017-06-20 | Qualcomm Incorporated | Vector processing engines (VPEs) employing merging circuitry in data flow paths between execution units and vector data memory to provide in-flight merging of output vector data stored to vector data memory, and related vector processing instructions, systems, and methods |
US9880845B2 (en) | 2013-11-15 | 2018-01-30 | Qualcomm Incorporated | Vector processing engines (VPEs) employing format conversion circuitry in data flow paths between vector data memory and execution units to provide in-flight format-converting of input vector data to execution units for vector processing operations, and related vector processor systems and methods |
US9619227B2 (en) | 2013-11-15 | 2017-04-11 | Qualcomm Incorporated | Vector processing engines (VPEs) employing tapped-delay line(s) for providing precision correlation / covariance vector processing operations with reduced sample re-fetching and power consumption, and related vector processor systems and methods |
-
2013
- 2013-03-13 US US13/798,641 patent/US9495154B2/en active Active
-
2014
- 2014-03-07 WO PCT/US2014/022162 patent/WO2014164367A1/en active Application Filing
- 2014-03-07 JP JP2016500908A patent/JP6243000B2/ja not_active Expired - Fee Related
- 2014-03-07 KR KR1020157028085A patent/KR101735742B1/ko active IP Right Grant
- 2014-03-07 BR BR112015022852A patent/BR112015022852A2/pt not_active IP Right Cessation
- 2014-03-07 CN CN201480012332.XA patent/CN105027109B/zh active Active
- 2014-03-07 EP EP14716092.3A patent/EP2972968B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
US9495154B2 (en) | 2016-11-15 |
EP2972968A1 (en) | 2016-01-20 |
JP6243000B2 (ja) | 2017-12-06 |
WO2014164367A1 (en) | 2014-10-09 |
CN105027109B (zh) | 2019-03-08 |
US20140281370A1 (en) | 2014-09-18 |
KR101735742B1 (ko) | 2017-05-15 |
CN105027109A (zh) | 2015-11-04 |
JP2016517570A (ja) | 2016-06-16 |
KR20150132258A (ko) | 2015-11-25 |
EP2972968B1 (en) | 2021-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR112015022852A2 (pt) | mecanismos de processamento de vetor que tem configurações de percurso de dados programáveis para proporcionar processamento de vetor de múltiplos modos, e processadores de vetor, sistemas, e métodos, relacionados | |
BR112018002040A2 (pt) | controle de uma nuvem de dispositivo | |
CL2016002294A1 (es) | Arquitectura de procesador de árbol de decisión paralelo. | |
CO2018003973A2 (es) | Proteínas de unión a pd-1 y métodos para usarlas | |
BR112018076126A2 (pt) | compostos heterocíclicos como antibacterianos | |
WO2014164298A3 (en) | Vector processing engines having programmable data path configurations for providing multi-mode radix-2x butterfly vector processing circuits, and related vector processors, systems, and methods | |
BR112018074032A2 (pt) | composições e métodos relacionados a construtos de fc manipulados | |
BR112017019591A2 (pt) | imunomodulares | |
MX2017006127A (es) | Metodos y composiciones para produccion de proteina de clara de huevo. | |
BR112016019940A2 (pt) | edição de genoma sem nucleases | |
BR112018002824A2 (pt) | anticorpo, polinucleotídeo, vetor, célula, métodos para expressar o anticorpo, para tratar uma condição associada com pd-1 e para tratar uma condição em um sujeito, kit, composição farmacêutica e uso do anticorpo | |
MX2016011922A (es) | Secuencia de arranque comun para utilidad de control capaz de ser iniciada en multiples arquitectura. | |
EA201890619A1 (ru) | КОМПОЗИЦИИ iRNA ЛИГАНДА 1 БЕЛКА ЗАПРОГРАММИРОВАННОЙ ГИБЕЛИ КЛЕТОК 1 (PD-L1) И СПОСОБЫ ИХ ПРИМЕНЕНИЯ | |
BR112019012343A2 (pt) | anticorpos il-11ra | |
BR112017018133A2 (pt) | "sistemas e métodos para coordenar o processamento de dados por múltiplos recursos de computação em rede, e meio legível por computador." | |
BR112018075939A2 (pt) | compostos heterocíclicos como antibacterianos | |
BR112016016916A8 (pt) | uso de um anticorpo que se liga à calicreína plasmática ativa para tratamento de angiodema hereditário (hae) | |
BR112017017279A2 (pt) | métodos para introduzir um gene inibidor de pólen, para introduzir dois genes inibidores de pólen, para introduzir dois genes marcadores coloridos e de introgressão acelerada de traço e planta | |
BR112017006884B8 (pt) | Estator de turbomáquina de aeronave e turbomáquina de aeronave | |
GB2539601A (en) | Compare and delay instructions | |
BR112017010075A2 (pt) | processadores, métodos, sistemas e instruções de ajuste de coordenada de morton | |
BR112018074472A2 (pt) | interfaces proteicas | |
BR112016028639A2 (pt) | composição de tintura de cabelo | |
MX2015014424A (es) | Construcciones de proteinas mitocondriales y sus usos. | |
BR112017007442A2 (pt) | roteamento de interrupção eficiente para um processador de várias threads |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
B06F | Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette] | ||
B08F | Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette] |
Free format text: REFERENTE A 6A ANUIDADE. |
|
B08K | Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette] |
Free format text: REFERENTE AO DESPACHO 8.6 PUBLICADO NA RPI 2556 DE 31/12/2019. |